CD74HCT107 High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset
Parameter Name | Attribute value |
tpd @ nom Voltage(Max)(ns) | 43 |
Rating | Catalog |
Approx. price(US$) | 0.39 | 1ku |
IOL(Max)(mA) | 6 |
Voltage(Nom)(V) | 5 |
IOH(Max)(mA) | -6 |
ICC @ nom voltage(Max)(mA) | 0.04 |
F @ nom voltage(Max)(Mhz) | 25 |
Package Group | PDIP|14 |
VCC(Max)(V) | 5.5 |
Technology Family | HCT |
Schmitt trigger | No |
VCC(Min)(V) | 4.5 |
Bits(#) | 2 |
CD74HCT107 | 5962-8515401CA | CD54HC107F3A | CD54HC107 | CD74HC107 | |
---|---|---|---|---|---|
Description | CD74HCT107 High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset | High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with Reset 14-CDIP -55 to 125 | High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with Reset 14-CDIP -55 to 125 | CD54HC107 High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with Reset | CD74HC107 High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset |
Schmitt trigger | No | No | No | No | No |
tpd @ nom Voltage(Max)(ns) | 43 | - | - | 51 | 51 |
Rating | Catalog | - | - | Military | Catalog |
IOL(Max)(mA) | 6 | - | - | -6 | 6 |
Voltage(Nom)(V) | 5 | - | - | 3.3,5 | 3.3,5 |
IOH(Max)(mA) | -6 | - | - | 6 | -6 |
ICC @ nom voltage(Max)(mA) | 0.04 | - | - | 0.04 | 0.04 |
F @ nom voltage(Max)(Mhz) | 25 | - | - | 70 | 70 |
Package Group | PDIP|14 | - | - | CDIP|14 | PDIP|14,SOIC|14 |
VCC(Max)(V) | 5.5 | - | - | 6 | 6 |
Technology Family | HCT | - | - | HC | HC |
VCC(Min)(V) | 4.5 | - | - | 2 | 2 |
Bits(#) | 2 | - | - | 2 | 2 |