LMC6482IN/NOPB datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> LMC6482IN/NOPB

LMC6482IN/NOPB: DescriptionUltra-low Bias Current, Precision CMOS Rail-to-Rail Input and Output Operational Amplifier 8-PDIP -40 to 85; CategoryAnalog mixed-signal IC Amplifier circuit; File Size3MB，41 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

LMC6482IN/NOPB Overview

Ultra-low Bias Current, Precision CMOS Rail-to-Rail Input and Output Operational Amplifier 8-PDIP -40 to 85

LMC6482IN/NOPB Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP-8
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	1 week
Samacsys Description	Texas Instruments LMC6482IN/NOPB, Dual Op Amp, 1.5MHz CMOS, Rail to Rail, 5 → 15 V, 8-Pin MDIP
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.000004 µA
Maximum bias current (IIB) at 25C	0.000004 µA
Minimum Common Mode Rejection Ratio	70 dB
Nominal Common Mode Rejection Ratio	82 dB
frequency compensation	YES
Maximum input offset current (IIO)	0.000002 µA
Maximum input offset voltage	750 µV
JESD-30 code	R-PDIP-T8
JESD-609 code	e3
length	9.817 mm
low-bias	YES
low-dissonance	NO
micropower	YES
Humidity sensitivity level	1
Negative supply voltage upper limit
Nominal Negative Supply Voltage (Vsup)
Number of functions	2
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP8,.3
Package shape	RECTANGULAR
Package form	IN-LINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	NOT APPLICABLE
power	NO
power supply	3/15 V
Programmable power	NO
Certification status	Not Qualified
Maximum seat height	5.08 mm
minimum slew rate	0.63 V/us
Nominal slew rate	1.3 V/us
Maximum slew rate	1.4 mA
Supply voltage upper limit	16 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	1500 kHz
Minimum voltage gain	10000
broadband	NO
width	7.62 mm

Recommended Resources

Infant attention training device circuit

Programmable gain amplifier circuit diagram

Current limiting high current voltage stabilizing circuit diagram

Typical application circuit of thyristor trigger template

Midea LS9A, LS11A far infrared electric heater circuit diagram

Automatic headlight conversion device

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components