240-032-6-25PCD4J2-18S1 datasheet, PDF

240-032-6-25PCD4J2-18S1: DescriptionD Type Connector,; CategoryThe connector The connector; File Size202KB，2 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/

Download Datasheet Parametric View All

240-032-6-25PCD4J2-18S1 Overview

D Type Connector,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
Other features	STANDARD: MIL-DTL-83513
body width	0.322 inch
subject depth	0.517 inch
body length	1.185 inch
Connector type	D MICROMINIATURE CONNECTOR
Contactor design	PREASSEM CONN
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
DIN compliance	NO
Dielectric withstand voltage	250VDC V
empty shell	NO
Filter function	YES
IEC compliance	NO
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
insulator material	LIQUID CRYSTAL POLYMER (LCP)
MIL compliance	YES
Plug contact pitch	0.05 inch
Match contact row spacing	0.05 inch
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation option 1	LOCKING
Installation option 2	JACKSCREW
Installation type	CABLE
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Options	GENERAL PURPOSE
Plating thickness	50u inch
Rated current (signal)	3 A
reliability	COMMERCIAL
Shell material	ALUMINUM ALLOY
Housing size	D
Termination type	SOLDER
Total number of contacts	25
Maximum wire diameter	24 AWG
Minimum wire diameter	24 AWG
Base Number Matches	1

CS5090 5V USB input charges 2 lithium batteries, with path management application, which can realize the function of "charging and discharging at the same time".: ...; yaohongxia0903 Power technology

Libero SoC v11.8 pin optimization issue: I am a FPGA newbie. Recently, I was programming with Libero SoC v11.8. I defined an input pin in the top-level file. This pin was removed during synthesizing, which made it impossible to constrain thi...; 凉凉呀凉凉 Altera SoC

FPGA Simplified Design Method Classic Case 3: FPGA Simplified Design Method Classic Case 3Classic case of minimalist design method 3Case 3. When receiving en1=1 , dout generates a high-level pulse of 3 clock cycles; when receiving en2==1 , dout g...; mdy-吴伟杰 FPGA/CPLD

MSP430G2553 interrupt processing function: [size=4]Interrupt handling function[/size] [size=4] [/size] [size=4]Process LED program in the interrupt handling function[/size] [size=4] [/size] [size=4]Compiler instructions[/size] [size=4]#pragma ...; Jacktang Microcontroller MCU

"Intel SoC FPGA Learning Experience" + Three mmap Examples in Eclipse under Linux: [i=s]This post was last edited by STM32F103 on 2019-6-2 22:23[/i] I referred to the mmap development driver application in Xiaomei's video tutorial. Since I use the DE10-Nano board, I made three corre...; STM32F103 FPGA/CPLD

Learn about MSP430FR5969 remote upgrade: MSP430 remote upgrade function: based on 1. External EEPROM (if the internal flash is large enough, it can also be used) 2. RF communication 3. Host computer software (transfer upgrade files) Summary ...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components