EEWORLDEEWORLDEEWORLD

Part Number

Search

LG243-311.04M

Description
LVDS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size458KB,4 Pages
ManufacturerConnor-Winfield
Websitehttp://www.conwin.com/
Download Datasheet Parametric View All

LG243-311.04M Overview

LVDS Output Clock Oscillator

LG243-311.04M Parametric

Parameter NameAttribute value
MakerConnor-Winfield
Reach Compliance Codeunknown
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR, 7 INCH
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Nominal operating frequency311.04 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVDS
Output load100 OHM
physical size7.0mm x 5.0mm x 1.75mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
Surface Mount
Quartz Crystal Oscillator
PG and LG series
2111 Comprehensive Drive
Aurora, Illinois 60505
Phone: 630- 851- 4722
Fax: 630- 851- 5040
www.conwin.com
Description:
Connor-Winfield's PGxxx and
LGxxx series are 5x7mm
surface mount, fixed frequency
crystal controlled oscillators
(XO) designed for applications
requiring tight frequency stability, wide
temperature range, and low jitter. Operating
at 2.5 or 3.3Vdc supply voltage, the PGxxx
series provides LVPECL differential outputs,
while the LGxxx provides LVDS differential
outputs. Enable/Disable function is available
on Pad 1 or 2.
Features:
Frequency Range 10 MHz to 1.5 GHz
3.3 or 2.5 Vdc Operation
5x7 mm SMT Package
Frequency Stabilities Available:
±20 ppm, ±25 ppm, ±50 ppm
or ±100 ppm
Temperature Ranges Available:
0 to 70°C, -40 to 85°C, 0 to 85°C
or -20 to 70°C
Low Jitter: 0.6ps RMS Typical
Differential LVPECL or LVDS outputs
Tri-State Enable/Disable on Pad 1 or 2
Tape and Reel Packaging
RoHS Compliant / Lead Free
Package Outline
(7.0mm)
Suggested Pad Layout
0.200
(5.08mm)
C
Bypass
Ground
0.100
(2.54mm)
0.079
(2.00mm)
Top View
0.275
(5.0mm)
0.197
1625
PG123
311.04 MHZ
0.165
(4.20mm)
1
Keep
Out
Area
(1.75mm)
0.069
Ground
0.070
(1.80mm)
Keep Out Area: Do not route any traces in the keep out area. It is recommended the next layer under the keep out area is to be ground plane.
Pad Connections
Models: PGxx2, PGxx3, LGxx2, LGxx3
1: Enable / Disable (OE)
2: N/C
3
Ground:
4: Output Q
5: Complementary Output Q
6: Supply Voltage (Vcc)
Pad Connections
Models PGxx4, PGxx5, LGxx4, LGxx5
1: N/C
2: Enable / Disable (OE)
3
Ground:
4: Output Q
5: Complementary Output Q
6: Supply Voltage (Vcc)
Ordering Information
PG
Oscillator Type
LVPECL
Clock Series
5x7 mm
PG=LVPECL
LG=LVDS
1
Temperature
Range
1 = 0 to 70°C
2 = -40 to 85°C
3 = 0 to 85°C
4 = -20 to 70°C
2
Frequency
Tolerance
4 =
±20
ppm
1 =
±25
ppm
2 =
±50
ppm
3 =
±100
ppm
3
Supply Voltage
E/D Function
2 = 2.5 Vdc, E/D Pad 1
3 = 3.3 Vdc, E/D Pad 1
4 = 2.5 Vdc, E/D Pad 2
5 = 3.3 Vdc, E/D Pad 2
-311.04M
Output
Frequency
Frequency
Format
-xxx.xM Min.*
-xxx.xxxxxxM Max*
*Amount of
numbers after the
decimal point.
M = MHz
Bulletin
Page
Revision
Date
Ec279
1 of 4
02
21 June 2016
Example Part Numbers:
PG123-311.04M = 5x7 mm package,
±50
ppm, 0 to 70°C, 3.3 Vdc, LVPECL Output, E/D Pad 1, Output Frequency 311.04 MHz
LG224-622.08M = 5x7 mm package, +/-50ppm, -40 to 85C, 2.5 Vdc, LVDS Output, E/D Pad 2, Output Frequency 622.08 MHz
FPGA Quick Start 8-Buzzer.doc
FPGA Quick Start 8-Buzzer.doc...
zxopenljx EE_FPGA Learning Park
Could you please tell me what is the function of DDB file in PROTEL99? Are sch files and PCB files placed in the DDB file?
Could you please tell me what is the function of DDB file in PROTEL99? Are sch files and PCB files placed in the DDB file?...
深圳小花 MCU
NIWEEK is now NI Connect, join us online! Sign up now
It all started with an idea, a hypothesis, a what if… From an idea to reality, a product requires the participation of people from all walks of life. This is the productivity of connection, this is th...
eric_wang Integrated technical exchanges
First common vulnerability discovered in LoRaWAN protocol stack
Nicolas Sornin, CTO of Semtech, the owner of the core technology patent of the global mainstream IoT protocol LoRa and one of the initiators of the LoRa Alliance, sent a letter of thanks to Tencent Bl...
Jacktang RF/Wirelessly
ad How to draw a large area connection PCB diagram
When I see a circuit diagram like this, I still can't figure out how to draw such a PCB? Please help me!...
bigbat PCB Design
STM32G4 is here, do you still think the number of ADCs is not enough?
The STM32 series of microcontrollers has a very high analog configuration, supporting up to 5 4MSPS sampling 12-bit ADC cores with 42 channels, up to 4 12-bit DAC cores with 7 channels, 7 comparators,...
littleshrimp stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号