EEWORLDEEWORLDEEWORLD

Part Number

Search

QL3040-1PQ240I

Description
Field Programmable Gate Array, 1008 CLBs, 40000 Gates, 250MHz, 1008-Cell, CMOS, PQFP240, PLASTIC, QFP-240
CategoryProgrammable logic devices    Programmable logic   
File Size187KB,11 Pages
ManufacturerQuickLogic Corporation
Websitehttps://www.quicklogic.com
Download Datasheet Parametric View All

QL3040-1PQ240I Overview

Field Programmable Gate Array, 1008 CLBs, 40000 Gates, 250MHz, 1008-Cell, CMOS, PQFP240, PLASTIC, QFP-240

QL3040-1PQ240I Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerQuickLogic Corporation
Parts packaging codeQFP
package instructionQFP, QFP240,1.3SQ,20
Contacts240
Reach Compliance Codecompliant
maximum clock frequency250 MHz
Combined latency of CLB-Max3.5 ns
JESD-30 codeS-PQFP-G240
JESD-609 codee0
Humidity sensitivity level3
Configurable number of logic blocks1008
Equivalent number of gates40000
Number of entries202
Number of logical units1008
Output times194
Number of terminals240
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize1008 CLBS, 40000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP240,1.3SQ,20
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3,3.3/5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
Base Number Matches1
QL3040 / QL3040R
40,000 Usable PLD Gate pASIC
®
3 FPGA
Combining High Performance
and
High Density
PRELIMINARY DATA
pASIC 3
HIGHLIGHTS
March, 1998
2
High Performance and High Density
-40,000 Usable PLD Gates with 252 I/Os
-16-bit counter speeds over 250 MHz, data path speeds over 275 MHz
-0.35µm four-layer metal non-volatile CMOS process for smallest die sizes
pASIC 3
… 40,000
usable PLD gates,
252 I/O pins
Easy to Use / Fast Development Cycles
-100% routable with 100% utilization and complete pin-out stability
-Variable-grain logic cells provide high performance and 100% utilization
-Comprehensive design tools include high quality Verilog/VHDL synthesis
20,736 bit RAM
Option
High Speed Embedded SRAM Available in “R” Versions
-18 dual-port RAM modules, organized in user-configurable 1,152-bit blocks
-5ns access times, each port independently accessible
-Fast and efficient for FIFO, RAM, and ROM functions
Advanced I/O Capabilities
-Interfaces with both 3.3 volt and 5.0 volt devices
-PCI compliant with 3.3V and 5.0V buses for -1/-2/-3/-4 speed grades
-Full JTAG boundary scan
-Registered I/O cells with individually controlled clocks and output enables
QL3040
Block Diagram
1,008
Logic
Cells
2-37
I'd like to ask for your advice, is there any cheap solution to remotely control LED advertising screens via the internet?
Hopefully it's something like this: 1. There is a server in the internet computer room as the control center; 2. Each sub-center is equipped with several LED advertising screens, which can access the ...
小飞虾3 Security Electronics
Class-D amplifier TAS5731M power-on timing analysis
In typical audio amplifier applications, audio DAC is usually used to output I2S signals to digital audio amplifiers for audio amplification. Audio DAC will determine whether it is in master or slave ...
alan000345 TI Technology Forum
Meet at the MPS Core Cloud Exhibition Hall, challenge yourself with wisdom and courage, and win exclusive gifts!
The annual electronics industry exhibition event, electronica China, is finally here! Here you can find advanced products and technologies in the electronics field, from components to systems, from ap...
EEWORLD社区 Integrated technical exchanges
【Silicon Labs Development Kit Review】+PG22 Hardware Resources
Hardware resources are the foundation and support of the kit, and the best way is to check on the official website.Select Hardware 32-bit MCU to see the official overview of hardware resources.PG22 is...
kit7828 Development Kits Review Area
"Play Board" + Shared Bicycle Control Panel-Hardware Modification
[i=s]This post was last edited by chenzhufly on 2020-3-14 12:05[/i]I just received the shared bicycle control panel I purchased yesterday, as shown below:Onboard resources: 1. Main control chip: STM32...
chenzhufly Special Edition for Assessment Centres
MSP430fr6989 serial port DMA sending experimental routine
These two registers are mainly used: DMACTL0 is used to select DMA channels; such as ADC12, serial port, IIC, SPI. Here is one more sentence: DMA is a method, while SPI, IIC, serial port, etc. are per...
Aguilera Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号