IDT54FCT162511ATPA datasheet, PDF

Datasheet> All Categories > IDT54FCT162511ATPA

Preview

IDT54FCT162511ATPA: DescriptionFAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY; File Size133KB，11 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT54FCT162511ATPA Overview

FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY

Preview

Download Datasheet

View All

Integrated Device Technology, Inc.

FAST CMOS 16-BIT

REGISTERED/LATCHED

TRANSCEIVER WITH PARITY

IDT54/74FCT162511AT/CT

FEATURES:

•

0.5 MICRON CMOS Technology

Typical tsk(o) (Output Skew) < 250ps, clocked mode

Low input and output leakage

≤1µA

(max)

ESD > 2000V per MIL-STD-883, Method 3015;

> 200V using machine model (C = 200pF, R = 0)

Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP,

15.7 mil pitch TVSOP and 25 mil pitch Cerpack

Extended commercial range of –40°C to +85°C

= 5V

±10%

Balanced Output Drivers:

±24mA

(commercial)

±16mA

(military)

Series current limiting resistors

Generate/Check, Check/Check modes

Open drain parity error allows wire-OR

DESCRIPTION:

The FCT162511AT/CT 16-bit registered/latched transceiver

with parity is built using advanced dual metal CMOS technol-

ogy. This high-speed, low-power transceiver combines D-

type latches and D-type flip-flops to allow data flow in transpar-

ent, latched or clocked modes. The device has a parity

generator/cheker in the A-to-B direction and a parity checker

in the B-to-A direction. Error checking is done at the byte level

with separate parity bits for each byte. Separate error flags

exits for each direction with a single error flag indicating an

error for either byte in the A-to-B direction and a second error

flag indicating an error for either byte in the B-to-A direction.

The parity error flags are open drain outputs which can be tied

together and/or tied with flags from other devices to form a

single error flag or interrupt. The parity error flags are enabled

by the

OExx

control pins allowing the designer to disable the

error flag during combinational transitions.

The control pins LEAB, CLKAB and

OEAB

control opera-

tion in the A-to-B direction while LEBA, CLKBA and

OEBA

control the B-to-A direction.

GEN

/CHK is only for the selection

of A-to-B operation, the B-to-A direction is always in checking

mode. The ODD/

EVEN

select is common between the two

directions. Except for the ODD/

EVEN

control, independent

operation can be achieved between the two directions by

using the corresponding control lines.

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM:

LEAB

CLKAB

Data

Parity

GEN/CHK

Byte

Parity

Generator/

Checker

Latch/

Parity, data

OEAB

B0-15

PB1,2

PERB

(Open Drain)

A0-15

PA1,2

ODD/EVEN

LEBA

CLKBA

Parity, data

OEBA

PERA

(Open Drain)

Latch/

Byte

Parity

Checking

Parity, Data

2916 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

Integrated Device Technology, Inc.

AUGUST 1996

DSC–2916/5

5.11

Recommended Resources

Thyristor parallel inverter circuit

555 transistor characteristic curve tracer circuit diagram

STR11006 internal circuit diagram

Sequence timer circuit diagram

555 fish tank water temperature automatic heating control circuit

Color TV remote control 33

EEWORLD University Hall ---- Introduction to Internet of Things Engineering by Wang Zhiliang, University of Science and Technology Beijing: Introduction to Internet of Things Engineering by Zhiliang Wang from University of Science and Technology Beijing : https://training.eeworld.com.cn/course/4914Introduction to the Internet of Things, I...; JFET RF/Wirelessly

GaN Hardware and Software Co-design & RF Device Architecture: Hardware and software co-design To realize the full potential of GaN devices in RF applications, innovation must be pursued at all levels, including device process advances and circuit architecture en...; 兰博 RF/Wirelessly

What parameters should be considered when selecting a voltage regulator?: As shown in the picture, I usually look at the two items: voltage regulation value and minimum operating current, which are the two columns in the red box.My questions: Under normal circumstances, is ...; 普拉卡图 Analog electronics

New version of the micro http server MicroWebSrv2: MicroPython is a new version of a micro HTTP web server for the Internet of Things, supporting large services of CPython such as routing, WebSocket, PYHTML template engine and a large number of simult...; dcexpert MicroPython Open Source section

Quectel EC20 module power supply problem: I recently used the 4G communication module of Quectel EC20 for a project. The power supply was MP2303. I found that the network often failed to connect, so I looked for various reasons. Finally, I fo...; 321木头人 Power technology

Thank you for being there + the extraordinary me in 2019: In fact, 2019 was the most extraordinary year. I made several life-changing decisions, which could lead to smooth sailing or setbacks. The first one was that I resigned and left the company where I ha...; RF-刘海石 Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components