A3P125-FTQG144TQ144 datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> A3P125-FTQG144TQ144

A3P125-FTQG144TQ144: DescriptionFPGA, 125000 GATES, PQFP144, 0.50 MM PITCH, GREEN, TQFP-144; CategoryProgrammable logic devices Programmable logic; File Size20MB，608 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

A3P125-FTQG144TQ144 Overview

FPGA, 125000 GATES, PQFP144, 0.50 MM PITCH, GREEN, TQFP-144

A3P125-FTQG144TQ144 Parametric

Parameter Name	Attribute value
Maker	Microsemi
package instruction	LFQFP,
Reach Compliance Code	unknown
JESD-30 code	S-PQFP-G144
length	20 mm
Equivalent number of gates	125000
Number of terminals	144
Maximum operating temperature	70 °C
Minimum operating temperature
organize	125000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage	1.575 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	20 mm
Base Number Matches	1

Preview

Download Datasheet

View All

ProASIC

3 Handbook

ProASIC3 Handbook

Table of Contents

Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i

Section I – ProASIC3 Datasheet

ProASIC3 Flash Family FPGAs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

ProASIC3 Device Family Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1-1

ProASIC3 DC and Switching Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2-1

Package Pin Assignments. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3-1

Section II – Core Architecture

Low-Power Flash Technology and Flash*Freeze Mode

Core Architecture of IGLOO and ProASIC3 Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1-1

Low-Power Modes in Actel ProASIC3/E FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2-1

Global Resources and Clock Conditioning

Global Resources in Actel Low-Power Flash Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3-1

Clock Conditioning Circuits in IGLOO and ProASIC3 Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4-1

Embedded Memories

FlashROM in Actel’s Low-Power Flash Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5-1

SRAM and FIFO Memories in Actel's Low-Power Flash Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6-1

I/O Descriptions and Usage

I/O Structures in IGLOO and ProASIC3 Devices. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7-1

I/O Software Control in Low-Power Flash Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8-1

DDR for Actel’s Low-Power Flash Devices. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9-1

Packaging and Pin Descriptions

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10-1

Packaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11-1

Design Migration

Migrating Designs in ProASIC3 Devices from Higher-Density to Mid-Density Devices . . . . . . . . . . .12-1

Migrating Designs from A3P250 to Lower-Logic-Density Devices . . . . . . . . . . . . . . . . . . . . . . . . . . .13-1

Low-Power Flash Device Handbooks Introduction

Device Handbooks contain all the information available to help designers understand and use

Actel's devices. Handbook chapters are grouped into sections on the website to simplify

navigation. Each chapter of the handbook can be viewed as an individual PDF file.

At the top of the handbook web page, you will see a zip file for each product family. This file

contains the complete device handbook. Please register for product updates to be notified when a

section of the handbook changes.

Versions

Device handbook chapters may have different version numbers. Actel’s goal is to provide customers

with the latest information in a timely matter. As a result, the handbook chapters will be updated

independently of the handbook.

Recommended Resources

Touch-type delay circuit using digital circuits (1)

Doorbell circuit that simulates the sound of a canary

Zero point imbalance adjustment and 1G elimination circuit diagram B

"Miss on duty" circuit capable of automatic answering and automatic recording

Low voltage electric shock safety circuit

Computer motherboard circuit diagram 830_03

A comprehensive collection of power supply EMC & EMI information, including basic knowledge, rectification plans, and precautions.: EMC and EMI can be said to be the two major obstacles in power supply design. I have collected and sorted out a wave of information packages for you, including basic knowledge, rectification plans, an...; ohahaha Power technology

Requires ssh or telnet service: A: I need ssh or telnet service: 1. Follow the compilation steps to re-burn uboot and kernel. 2. Do not compile, directly burn the original system in your burning tool. Which one can be used, or both ...; 明远智睿Lan Industrial Control Electronics

Lenovo M410 desktop solves VMware "This host supports Intel VT-x, but Intel VT-x is disabled": #Lenovo Desktop Qitian M410 solves VMware "This host supports Intel VT-x, but Intel VT-x is disabled" ##Problem description After installing a virtual machine on a Lenovo desktop, the error "This host...; bqgup Innovation Lab

[SAMR21 new gameplay] 26. Onewire: The single bus is also a common industrial bus that only needs one data line to achieve data transmission. It was invented by DALLAS, which now belongs to MAXIM after DALLAS was acquired by MAXIM. In ...; dcexpert MicroPython Open Source section

1: [i=s]This post was last edited by anrui-2021 on 2021-12-22 11:36[/i]1...; anrui-2021 FPGA/CPLD

Learn how to use DSP external SRAM: DSP can work at a frequency of 150MHz. In order to give full play to its high-speed running characteristics, the FLASH program content is generally copied to the external high-speed SRAM for running. ...; Aguilera DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components