M27C512
512 Kbit (64K x8) UV EPROM and OTP EPROM
Features
■
■
■
5V ± 10% supply voltage in read operation
Access time: 45 ns
Low power “CMOS” consumption:
– Active current 30 mA
– Standby current 100 µA
Programming voltage: 12.75 V ± 0.25 V
Programming time around 6 s.
Electronic Signature
– Manufacturer code: 20h
– Device code: 3Dh
Packages
– ECOPACK
®
versions
28
28
■
■
■
1
FDIP28W (F)
■
1
PDIP28 (B)
PLCC32 (C)
Table 1.
Package
PDIP28
PLCC32
Device summary
45 ns
70 ns
90 ns
M27C512-90B6
M27C512-70C6
M27C512-90C1
M27C512-
10C6
M27C512-
10F1
M27C512-
12C3
M27C512-
12F1
M27C512-
12F3
M27C512-15F1
M27C512-15F6
100 ns
120 ns
150 ns
FDIP28W
M27C512-45XF1
M27C512-70XF1
M27C512-90F1
M27C512-90F6
May 2007
Rev 3
1/22
www.st.com
1
Contents
M27C512
Contents
1
2
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Device operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.1
2.2
2.3
2.4
2.5
2.6
2.7
2.8
2.9
Read mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Standby mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Two line output control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
System considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
PRESTO IIB programming algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Program Inhibit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Program Verify . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Electronic Signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3
4
5
6
7
8
Erasure operation (applies for UV EPROM) . . . . . . . . . . . . . . . . . . . . . . 9
Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
2/22
M27C512
Description
1
Description
The M27C512 is a 512 Kbit EPROM offered in the two ranges UV (ultra violet erase) and
OTP (one time programmable). It is ideally suited for applications where fast turn-around
and pattern experimentation are important requirements and is organized as 65536 by 8
bits.
The FDIP28W (window ceramic frit-seal package) has transparent lid which allows the user
to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be
written to the device by following the programming procedure.
For applications where the content is programmed only one time and erasure is not
required, the M27C512 is offered in FDIP28W, PDIP28, and PLCC32 packages. In order to
meet environmental requirements, ST offers the M27C512 in ECOPACK
®
packages.
ECOPACK packages are Lead-free. The category of second Level Interconnect is marked
on the package and on the inner box label, in compliance with JEDEC Standard JESD97.
The maximum ratings related to soldering conditions are also marked on the inner box label.
ECOPACK is an ST trademark. ECOPACK specifications are available at:
www.st.com.
Figure 1.
Logic diagram
VCC
16
A0-A15
8
Q0-Q7
E
GVPP
M27C512
VSS
AI00761B
Table 2.
Signal names
Name
Description
Address Inputs
Data outputs
Chip Enable
Output Enable / Program Supply
Supply Voltage
Ground
Not Connected Internally
Don’t Use
Direction
Inputs
Outputs
Input
Input
Supply
Supply
-
-
A0-A15
Q0-Q7
E
GV
PP
V
CC
V
SS
NC
DU
3/22
Description
Figure 2.
DIP connections
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
Q0
Q1
Q2
VSS
1
28
2
27
3
26
4
25
5
24
6
23
7
22
M27C512
8
21
9
20
10
19
11
18
12
17
13
16
14
15
AI00762
M27C512
VCC
A14
A13
A8
A9
A11
GVPP
A10
E
Q7
Q6
Q5
Q4
Q3
Figure 3.
LCC connections
A7
A12
A15
DU
VCC
A14
A13
1 32
A6
A5
A4
A3
A2
A1
A0
NC
Q0
A8
A9
A11
NC
GVPP
A10
E
Q7
Q6
9
M27C512
25
17
Q1
Q2
VSS
DU
Q3
Q4
Q5
AI00763
4/22
M27C512
Device operation
2
Device operation
The modes of operations of the M27C512 are listed in the Operating Modes table. A single
power supply is required in the read mode. All inputs are TTL levels except for GV
PP
and
12V on A9 for Electronic Signature.
2.1
Read mode
The M27C512 has two control functions, both of which must be logically active in order to
obtain data at the outputs. Chip Enable (E) is the power control and should be used for
device selection. Output Enable (G) is the output control and should be used to gate data to
the output pins, independent of device selection. Assuming that the addresses are stable,
the address access time (t
AVQV
) is equal to the delay from E to output (t
ELQV
). Data is
available at the output after a delay of t
GLQV
from the falling edge of G, assuming that E has
been low and the addresses have been stable for at least t
AVQV
-t
GLQV
.
2.2
Standby mode
The M27C512 has a standby mode which reduces the active current from 30mA to 100µA
The M27C512 is placed in the standby mode by applying a CMOS high signal to the E input.
When in the standby mode, the outputs are in a high impedance state, independent of the
GV
PP
input.
Table 3.
Operating modes
(1)
Mode
Read
Output Disable
Program
Program Inhibit
Standby
Electronic Signature
1.
E
V
IL
V
IL
V
IL
Pulse
V
IH
V
IH
V
IL
GV
PP
V
IL
V
IH
V
PP
V
PP
X
V
IL
A9
X
X
X
X
X
V
ID
Q7-Q0
Data Out
Hi-Z
Data In
Hi-Z
Hi-Z
Codes
X = V
IH
or V
IL
, V
ID
= 12V ± 0.5V.
Electronic Signature
A0
V
IL
V
IH
Q7
0
0
Q6
0
0
Q5
1
1
Q4
0
1
Q3
0
1
Q2
0
1
Q1
0
0
Q0
0
1
Hex Data
20h
3Dh
Table 4.
Identifier
Manufacturer’s
Code
Device Code
5/22
Analogue and Mixed Signal
京公网安备 11010802033920号
EEWORLD
