54LS83AFMQB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 54LS83AFMQB

54LS83AFMQB: DescriptionLS SERIES, 4-BIT ADDER/SUBTRACTOR, CDFP16, CERAMIC, FP-16; Categorylogic logic; File Size103KB，4 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

54LS83AFMQB Overview

LS SERIES, 4-BIT ADDER/SUBTRACTOR, CDFP16, CERAMIC, FP-16

54LS83AFMQB Parametric

Parameter Name	Attribute value
Parts packaging code	DFP
package instruction	DFP, FL16,.3
Contacts	16
Reach Compliance Code	unknown
Other features	FULL ADDER; WITH INTERNAL CARRY LOOKAHEAD; CENTER VCC AND GND; PERMITS RIPPLE CARRY CASCADING
series	LS
JESD-30 code	R-GDFP-F16
length	9.6645 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	ADDER/SUBTRACTOR
Number of digits	4
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL16,.3
Package shape	RECTANGULAR
Package form	FLATPACK
power supply	5 V
Maximum supply current (ICC)	39 mA
propagation delay (tpd)	24 ns
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Maximum seat height	2.032 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
width	6.604 mm
Base Number Matches	1

54LS83AFMQB Related Products

	54LS83AFMQB	54LS83ADMQB	DM74LS83AN	DM74LS83AWMX	DM74LS83AWM	DM54LS83AJ/883	DM54LS83AW/883
Description	LS SERIES, 4-BIT ADDER/SUBTRACTOR, CDFP16, CERAMIC, FP-16	LS SERIES, 4-BIT ADDER/SUBTRACTOR, CDIP16, CERAMIC, DIP-16	LS SERIES, 4-BIT ADDER/SUBTRACTOR, PDIP16, PLASTIC, DIP-16	LS SERIES, 4-BIT ADDER/SUBTRACTOR, CDFP16, CERAMIC, FP-16	LS SERIES, 4-BIT ADDER/SUBTRACTOR, CDFP16, CERAMIC, FP-16	LS SERIES, 4-BIT ADDER/SUBTRACTOR, CDIP16, CERAMIC, DIP-16	LS SERIES, 4-BIT ADDER/SUBTRACTOR, CDFP16, CERAMIC, FP-16
Parts packaging code	DFP	DIP	DIP	DFP	DFP	DIP	DFP
package instruction	DFP, FL16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DFP,	DFP, SOP16,.4	DIP, DIP16,.3	DFP, FL16,.3
Contacts	16	16	16	16	16	16	16
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown
Other features	FULL ADDER; WITH INTERNAL CARRY LOOKAHEAD; CENTER VCC AND GND; PERMITS RIPPLE CARRY CASCADING	FULL ADDER; WITH INTERNAL CARRY LOOKAHEAD; CENTER VCC AND GND; PERMITS RIPPLE CARRY CASCADING	FULL ADDER; WITH INTERNAL CARRY LOOKAHEAD; CENTER VCC AND GND; PERMITS RIPPLE CARRY CASCADING	FULL ADDER; WITH INTERNAL CARRY LOOKAHEAD; CENTER VCC AND GND; PERMITS RIPPLE CARRY CASCADING	FULL ADDER; WITH INTERNAL CARRY LOOKAHEAD; CENTER VCC AND GND; PERMITS RIPPLE CARRY CASCADING	FULL ADDER; WITH INTERNAL CARRY LOOKAHEAD; CENTER VCC AND GND; PERMITS RIPPLE CARRY CASCADING	FULL ADDER; WITH INTERNAL CARRY LOOKAHEAD; CENTER VCC AND GND; PERMITS RIPPLE CARRY CASCADING
series	LS	LS	LS	LS	LS	LS	LS
JESD-30 code	R-GDFP-F16	R-GDIP-T16	R-PDIP-T16	R-GDFP-F16	R-GDFP-F16	R-GDIP-T16	R-GDFP-F16
length	9.6645 mm	19.43 mm	19.305 mm	9.6645 mm	9.6645 mm	19.43 mm	9.6645 mm
Load capacitance (CL)	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF
Logic integrated circuit type	ADDER/SUBTRACTOR	ADDER/SUBTRACTOR	ADDER/SUBTRACTOR	ADDER/SUBTRACTOR	ADDER/SUBTRACTOR	ADDER/SUBTRACTOR	ADDER/SUBTRACTOR
Number of digits	4	4	4	4	4	4	4
Number of functions	1	1	1	1	1	1	1
Number of terminals	16	16	16	16	16	16	16
Maximum operating temperature	125 °C	125 °C	70 °C	70 °C	70 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-	-	-	-55 °C	-55 °C
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DIP	DIP	DFP	DFP	DIP	DFP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE	IN-LINE	FLATPACK	FLATPACK	IN-LINE	FLATPACK
Maximum supply current (ICC)	39 mA	39 mA	39 mA	39 mA	39 mA	39 mA	39 mA
propagation delay (tpd)	24 ns	24 ns	24 ns	24 ns	24 ns	24 ns	24 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.032 mm	5.08 mm	5.08 mm	2.032 mm	2.032 mm	5.08 mm	2.032 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.25 V	5.25 V	5.25 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.75 V	4.75 V	4.75 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	YES	YES	NO	YES
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	MILITARY	MILITARY	COMMERCIAL	COMMERCIAL	COMMERCIAL	MILITARY	MILITARY
Terminal form	FLAT	THROUGH-HOLE	THROUGH-HOLE	FLAT	FLAT	THROUGH-HOLE	FLAT
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	6.604 mm	7.62 mm	7.62 mm	6.604 mm	6.604 mm	7.62 mm	6.604 mm
Encapsulate equivalent code	FL16,.3	DIP16,.3	DIP16,.3	-	SOP16,.4	DIP16,.3	FL16,.3
power supply	5 V	5 V	5 V	-	5 V	5 V	5 V
Filter level	38535Q/M;38534H;883B	38535Q/M;38534H;883B	-	-	-	38535Q/M;38534H;883B	38535Q/M;38534H;883B
Base Number Matches	1	1	1	1	1	-	-
Is it Rohs certified?	-	-	incompatible	-	incompatible	incompatible	incompatible
JESD-609 code	-	-	e0	-	e0	e0	e0
Terminal surface	-	-	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)

Recommended Resources

Step-adjustable integrated regulated power supply

Circuit diagram of full-bridge DC/DC converter

Light controlled bird circuit

Universal RF detector.gif

Color TV remote control 35

MP3 circuit diagram 6

Does anyone know what the elements in the timing report in Quartus mean?: I would like to ask if anyone knows what the red circled element in the timing report in Quartus in the figure below means, and where does this type come from?...; sunboy25 FPGA/CPLD

[i.MX6UL Development] The kernel and uboot source code have been changed. How to modify Yocto?: i.MX6UL/i.MX6ULL Development FAQBased on Mir Electronics i.MX6UL/i.MX6ULL products2.1 kernel, uboot source code has changed, how to modify Yocto?Answer: When you modify the kernel or u boot and then b...; blingbling111 ARM Technology

download: No points, what to do? :Sad:...; xbow Download Centre

Switch OUT?! Nintendo's latest recruitment may be aimed at the next generation console: [align=center][/align] Recently, Nintendo updated a recruitment notice on its official website, stating that it will recruit power circuit designers (AC/DC, DC/DC) and announced specific job requireme...; EEWORLD社区 TI Technology Forum

Share some RISC-V resources: Share some RISC-V resources Author: Jay WangAt a critical moment when Moore's Law is about to fail and accelerated computing is in its infancy, RISC-V has become a highly-watched open source instructi...; 木犯001号 FPGA/CPLD

Selection and performance considerations of GPS smart antennas in system integration: GPS has evolved from an integrated product to a part of an integrated system solution. Currently, original equipment manufacturers (OEMs) can choose to use GPS chipsets, GPS modules or smart antenna m...; fly RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components