2514 views|5 replies

168

Posts

0

Resources
The OP
 

Does anyone know what the elements in the timing report in Quartus mean? [Copy link]

I would like to ask if anyone knows what the red circled element in the timing report in Quartus in the figure below means, and where does this type come from?



This post is from FPGA/CPLD

Latest reply

That is the le component of the fpga  Details Published on 2018-10-16 00:40
 

1w

Posts

204

Resources
2
 
It looks like an explanation, such as explaining the function of this port, one is a common output port, and the other is a data input port
This post is from FPGA/CPLD
Add and join groups EEWorld service account EEWorld subscription account Automotive development circle
 
 

1w

Posts

204

Resources
3
 
If you have drawn a chip block diagram, you will know that when placing the pin, you can change the corresponding pin in the property page.
This post is from FPGA/CPLD
Add and join groups EEWorld service account EEWorld subscription account Automotive development circle

Comments

That is the LE component of FPGA  Details Published on 2018-10-16 00:40
 
 
 

1204

Posts

1

Resources
4
 
Carry Chain
This post is from FPGA/CPLD
 
 
 

1204

Posts

1

Resources
5
 
okhxyyo posted on 2018-10-15 09:48 If you have ever drawn a chip block diagram, you will know that when you place the pin, you can change the corresponding pin in the property page
That is the le component of the fpga
This post is from FPGA/CPLD
 
 
 

168

Posts

0

Resources
6
 
Thank you for your replies, there are still many experts in this forum!
This post is from FPGA/CPLD
 
 
 

Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list