M54HCT165
M74HCT165
8 BIT PISO SHIFT REGISTER
.
.
.
.
.
.
.
HIGH SPEED
t
PD
= 17 ns (TYP.) AT V
CC
= 5 V
LOW POWER DISSIPATION
I
CC
= 4
µA
(MAX.) AT T
A
= 25
°C
OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
BALANCED PROPAGATION DELAYS
t
PLH
= t
PHL
SYMMETRICAL OUTPUT IMPEDANCE
I
OL
=
I
OH
= 4 mA (MIN.)
COMPATIBLE WITH TTL OUTPUTS
V
IH
= 2 V (MIN.) V
IL
= 0.8 V (MAX.)
PIN AND FUNCTION COMPATIBLE
WITH 54/74LS165
B1R
(Plastic Package)
F1R
(Ceramic Package)
M1R
(Micro Package)
C1R
(Chip Carrier)
DESCRIPTION
The M54/74HCT165 is a high speed CMOS 8 BIT
PISO SHIFT REGISTER fabricated in silicon gate
C
2
MOS technology. It has the same high speed
performance of LSTTL combined with true CMOS
low power consumption. It achives the high speed
operation similar to equivalent LSTTL while
maintaining the CMOS low power dissipation.
This device contains eight clocked master slave RS
flip-flops connected as a shift register, with auxiliary
gating to provide over-riding asynchronous parallel
entry. Parallel data entrens when the shift/load input
is low. The parallel data can change while shift/load
is low, provided that the recommended set-up and
hold times are observed. For clocked operation,
shift/load must be high. The two clock input perform
identically; one can be used as a clock inhibit by
applying a high signal; to permit this operation
clocking is accomplished through a 2 input nor
gates.
To avoid double clocking, however, the inhibit signal
should only go high while the clock is high.
Otherwise the rising inhibit signal will cause the
same response as rising clock edge.This integrated
circuit has input and output characteristics that are
fully compatible with 54/74 LSTTL logic families.
M54/74HCT devices are designed to directly
interface HSCMOS systems with TTL and NMOS
components. They are also plug in replacements for
LSTTL devices giving a reduction of power
consumption. All inputs are equipped with
protection circuits against static discharge and
transient excess voltage.
October 1993
ORDER CODES :
M54HCT165F1R
M74HCT165M1R
M74HCT165B1R
M74HCT165C1R
PIN CONNECTIONS
(top view)
NC =
No Internal
Connection
1/13
M54/M74HCT165
PIN DESCRIPTION
PIN No
1
2
7
9
SYMBOL
S/L
QH
QH
CLOCK
NAME AND FUNCTION
Asynchronous Parallel
Load Input
Complementary Output
Serial Output
Clock Input (LOW to
HIGH edge triggered)
Serial Data Input
Parallel Data Inputs
IEC LOGIC SYMBOL
10
SI
11, 12, 13,
A to H
14, 3, 4, 5,
6
15
CLOCK INH
8
16
GND
V
CC
CLock Inhibit
Ground (0V)
Positive Supply Voltage
ABSOLUTE MAXIMUM RATINGS
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
CC
I
O
or I
GND
P
D
T
stg
T
L
Parameter
Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Source Sink Current Per Output Pin
DC V
CC
or Ground Current
Power Dissipation
Storage Temperature
Lead Temperature (10 sec)
Value
-0.5 to +7
-0.5 to V
CC
+ 0.5
-0.5 to V
CC
+ 0.5
±
20
±
20
±
25
±
50
500 (*)
-65 to +150
300
Unit
V
V
V
mA
mA
mA
mA
mW
o
o
C
C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition isnotimplied.
(*) 500 mW:
≅
65
o
C derate to 300 mW by 10mW/
o
C: 65
o
C to 85
o
C
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
V
I
V
O
T
op
t
r
, t
f
Parameter
Supply Voltage
Input Voltage
Output Voltage
Operating Temperature:
M54HC
Series
M74HC
Series
Input Rise and Fall Time (V
CC
= 4.5 to 5.5V)
Value
4.5 to 5.5
0 to V
CC
0 to V
CC
-55 to +125
-40 to +85
0 to 500
Unit
V
V
V
C
o
C
o
ns
3/13