EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5335C-B02795-GM

Description
Clock Generator
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size362KB,46 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

SI5335C-B02795-GM Overview

Clock Generator

SI5335C-B02795-GM Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionHVQCCN,
Reach Compliance Codeunknown
Other featuresALSO OPERATES WITH 2.5V AND 3.3V NOMINAL SUPPLY
JESD-30 codeS-XQCC-N24
JESD-609 codee4
length4 mm
Humidity sensitivity level3
Number of terminals24
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency350 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency350 MHz
Maximum seat height0.9 mm
Maximum supply voltage1.98 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceGold (Au)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width4 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches1
Si5335
W
EB
-C
USTOMIZABLE
, A
NY
- F
REQUENCY
, A
NY
- O
U TP U T
Q
UAD
C
LOCK
G
ENERATOR
/B
U FF E R
Features
CLK0A
CLK0B
VDD
VDDO0
20
RSVD_GND
Low power MultiSynth™ technology
enables independent, any-frequency
synthesis of four frequencies
Configurable as a clock generator or
clock buffer device
Three independent, user-assignable,
pin-selectable device configurations
Highly-configurable output drivers with
up to four differential outputs, eight
single-ended clock outputs, or a
combination of both
Low phase jitter of 0.7 ps RMS
Flexible input reference:

External crystal: 25 or 27 MHz

CMOS input: 10 to 200 MHz

SSTL/HSTL input: 10 to 350 MHz

Differential input: 10 to 350 MHz
Independently configurable outputs
support any frequency or format:

LVPECL/LVDS/CML: 1 to 350 MHz

HCSL: 1 to 250 MHz

CMOS: 1 to 200 MHz

SSTL/HSTL: 1 to 350 MHz
Independent output voltage per driver:
1.5, 1.8, 2.5, or 3.3 V
Single supply core with excellent
PSRR: 1.8, 2.5, 3.3 V
Up to five user-assignable pin
functions simplify system design:
SSENB (spread spectrum control),
RESET, Master OEB or OEB per pin,
and Frequency plan select
(FS1, FS0)
Loss of signal alarm
PCIe-compliant spread spectrum
clocking (SSC):

100 MHz

0.5% down spread

31.5 kHz modulation rate
Two selectable loop bandwidth
settings: 1.6 MHz or 475 kHz
Easy to customize with web-based
utility
Small size: 4 x 4 mm, 24-QFN
Low power (core):

45 mA (PLL mode)

12 mA (Buffer mode)
Wide temperature range: –40 to
+85 °C
Ordering Information:
See page 41.
Pin Assignments
Top View
24
23
22
21
19
18
CLK1A
17
CLK1B
16
VDDO1
15
VDDO2
14
CLK2A
13
CLK2B
XA/CLKIN
1
XB/CLKINB
2
P3
3
GND
4
P5
5
GND
GND
Pad
Applications
Ethernet switch/router
PCI Express 3.0/2.1/1.1
PCIe jitter attenuation
DSL jitter attenuation
Broadcast video/audio timing
Processor and FPGA clocking
MSAN/DSLAM/PON
Fibre Channel, SAN
Telecom line cards
1 GbE and 10 GbE
P6
6
7
8
9
10
11
12
Description
The Si5335 is a highly flexible clock generator capable of synthesizing four
completely non-integer-related frequencies up to 350 MHz. The device has four
banks of outputs with each bank supporting one differential pair or two single-ended
outputs. Using Silicon Laboratories' patented MultiSynth fractional divider
technology, all outputs are guaranteed to have 0 ppm frequency synthesis error
regardless of configuration, enabling the replacement of multiple clock ICs and
crystal oscillators with a single device. The Si5335 supports up to three independent,
pin-selectable device configurations, enabling one device to replace three separate
clock generators or buffer ICs. To ease system design, up to five user-assignable
and pin-selectable control pins are provided, supporting PCIe-compliant spread
spectrum control, master and/or individual output enables, frequency plan selection,
and device reset. Two selectable PLL loop bandwidths support jitter attenuation in
applications, such as PCIe and DSL. Through its flexible ClockBuilder™
(www.silabs.com/ClockBuilder) web configuration utility, factory-customized, pin-
controlled devices are available in two weeks without minimum order quantity
restrictions.
Rev. 1.2 1/13
Copyright © 2013 by Silicon Laboratories
VDDO3
VDD
CLK3B
CLK3A
LOS
P1
P2
Si5335
How to learn FPGA technology?
How to learn FPGA technology?...
zxopenljx EE_FPGA Learning Park
Announcement of Moderator Chip Coin and Physical Gift Rewards in November 2018
[align=left][size=4][font=微软雅黑]The list of moderators who received rewards in November 2018 is as follows:[/font][/size][/align][size=4] [/size][size=4] [/size][align=left][size=4][color=#ff0000]Moder...
okhxyyo Suggestions & Announcements
Be the first to experience NUCLEO-WL55JC2, the world's first Lora SoC microcontroller!
STM32WL, the world’s first SoC with built-in LoRa transceiver, accelerates development of LoRa IoT smart devicesBuilt on the ArmCortex-M4 core architecture, the STM32WL microcontroller supports multip...
okhxyyo RF/Wirelessly
Brushless DC Motor
[i=s]This post was last edited by qwqwqw2088 on 2021-5-27 07:43[/i]...
qwqwqw2088 Domestic Chip Exchange
8 star products from industry leaders, listed on EDN Hot 100, let’s take a look
Hot 100 is a long-standing historical activity of EDN. Every year, American editors will select the 100 most popular products of the year to share with everyone, helping us understand some important n...
电路艺术 Analog electronics
EEWORLD University ---- Introduction to Intelligent Control
Introduction to Intelligent Control : https://training.eeworld.com.cn/course/5045There are many kinds of intelligent phenomena in nature, such as the cognitive process of the human brain, bird migrati...
老白菜 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号