EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

MK41S80X20

Description
4KX4 CACHE TAG SRAM, 20ns, PDSO24, 0.300 INCH, PLASTIC, SOJ-24
Categorystorage    storage   
File Size269KB,9 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Download Datasheet Parametric Compare View All

MK41S80X20 Overview

4KX4 CACHE TAG SRAM, 20ns, PDSO24, 0.300 INCH, PLASTIC, SOJ-24

MK41S80X20 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerSTMicroelectronics
Parts packaging codeSOJ
package instruction0.300 INCH, PLASTIC, SOJ-24
Contacts24
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time20 ns
Other featuresTOTEM-POLE MATCH OUTPUT; FLASH CLEAR
JESD-30 codeR-PDSO-J24
JESD-609 codee0
length15.418 mm
memory density16384 bit
Memory IC TypeCACHE TAG SRAM
memory width4
Mixed memory typesN/A
Number of functions1
Number of ports1
Number of terminals24
word count4096 words
character code4000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4KX4
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ24,.34
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum seat height3.556 mm
Maximum standby current0.12 A
Maximum slew rate0.12 mA
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
Base Number Matches1

MK41S80X20 Related Products

MK41S80X20 MK41S80X25 MK41S80N25 MK41S80X12 MK41S80X10 MK41S80X15 MK41S80N12 MK41S80N15 MK41S80N20
Description 4KX4 CACHE TAG SRAM, 20ns, PDSO24, 0.300 INCH, PLASTIC, SOJ-24 4KX4 CACHE TAG SRAM, 25ns, PDSO24, 0.300 INCH, PLASTIC, SOJ-24 4KX4 CACHE TAG SRAM, 25ns, PDIP22, 0.300 INCH, PLASTIC, SDIP-22 4KX4 CACHE TAG SRAM, 12ns, PDSO24, 0.300 INCH, PLASTIC, SOJ-24 4KX4 CACHE TAG SRAM, 10ns, PDSO24, 0.300 INCH, PLASTIC, SOJ-24 4KX4 CACHE TAG SRAM, 15ns, PDSO24, 0.300 INCH, PLASTIC, SOJ-24 4KX4 CACHE TAG SRAM, 12ns, PDIP22, 0.300 INCH, PLASTIC, SDIP-22 4KX4 CACHE TAG SRAM, 15ns, PDIP22, 0.300 INCH, PLASTIC, SDIP-22 4KX4 CACHE TAG SRAM, 20ns, PDIP22, 0.300 INCH, PLASTIC, SDIP-22
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Maker STMicroelectronics STMicroelectronics STMicroelectronics STMicroelectronics STMicroelectronics STMicroelectronics STMicroelectronics STMicroelectronics STMicroelectronics
Parts packaging code SOJ SOJ DIP SOJ SOJ SOJ DIP DIP DIP
package instruction 0.300 INCH, PLASTIC, SOJ-24 0.300 INCH, PLASTIC, SOJ-24 0.300 INCH, PLASTIC, SDIP-22 0.300 INCH, PLASTIC, SOJ-24 0.300 INCH, PLASTIC, SOJ-24 0.300 INCH, PLASTIC, SOJ-24 0.300 INCH, PLASTIC, SDIP-22 0.300 INCH, PLASTIC, SDIP-22 0.300 INCH, PLASTIC, SDIP-22
Contacts 24 24 22 24 24 24 22 22 22
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Maximum access time 20 ns 25 ns 25 ns 12 ns 10 ns 15 ns 12 ns 15 ns 20 ns
Other features TOTEM-POLE MATCH OUTPUT; FLASH CLEAR TOTEM-POLE MATCH OUTPUT; FLASH CLEAR TOTEM-POLE MATCH OUTPUT; FLASH CLEAR TOTEM-POLE MATCH OUTPUT; FLASH CLEAR TOTEM-POLE MATCH OUTPUT; FLASH CLEAR TOTEM-POLE MATCH OUTPUT; FLASH CLEAR TOTEM-POLE MATCH OUTPUT; FLASH CLEAR TOTEM-POLE MATCH OUTPUT; FLASH CLEAR TOTEM-POLE MATCH OUTPUT; FLASH CLEAR
JESD-30 code R-PDSO-J24 R-PDSO-J24 R-PDIP-T22 R-PDSO-J24 R-PDSO-J24 R-PDSO-J24 R-PDIP-T22 R-PDIP-T22 R-PDIP-T22
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0 e0
length 15.418 mm 15.418 mm 26.289 mm 15.418 mm 15.418 mm 15.418 mm 26.289 mm 26.289 mm 26.289 mm
memory density 16384 bit 16384 bit 16384 bit 16384 bit 16384 bit 16384 bit 16384 bit 16384 bit 16384 bit
Memory IC Type CACHE TAG SRAM CACHE TAG SRAM CACHE TAG SRAM CACHE TAG SRAM CACHE TAG SRAM CACHE TAG SRAM CACHE TAG SRAM CACHE TAG SRAM CACHE TAG SRAM
memory width 4 4 4 4 4 4 4 4 4
Mixed memory types N/A N/A N/A N/A N/A N/A N/A N/A N/A
Number of functions 1 1 1 1 1 1 1 1 1
Number of ports 1 1 1 1 1 1 1 1 1
Number of terminals 24 24 22 24 24 24 22 22 22
word count 4096 words 4096 words 4096 words 4096 words 4096 words 4096 words 4096 words 4096 words 4096 words
character code 4000 4000 4000 4000 4000 4000 4000 4000 4000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 4KX4 4KX4 4KX4 4KX4 4KX4 4KX4 4KX4 4KX4 4KX4
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Exportable YES YES YES YES YES YES YES YES YES
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOJ SOJ DIP SOJ SOJ SOJ DIP DIP DIP
Encapsulate equivalent code SOJ24,.34 SOJ24,.34 DIP22,.3 SOJ24,.34 SOJ24,.34 SOJ24,.34 DIP22,.3 DIP22,.3 DIP22,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE IN-LINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE IN-LINE IN-LINE IN-LINE
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 3.556 mm 3.556 mm 5.334 mm 3.556 mm 3.556 mm 3.556 mm 5.334 mm 5.334 mm 5.334 mm
Maximum standby current 0.12 A 0.12 A 0.12 A 0.12 A 0.12 A 0.12 A 0.12 A 0.12 A 0.12 A
Maximum slew rate 0.12 mA 0.12 mA 0.12 mA 0.12 mA 0.12 mA 0.12 mA 0.12 mA 0.12 mA 0.12 mA
Maximum supply voltage (Vsup) 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage (Vsup) 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES NO YES YES YES NO NO NO
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form J BEND J BEND THROUGH-HOLE J BEND J BEND J BEND THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal pitch 1.27 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm
Base Number Matches 1 1 1 1 1 1 1 - -
National Undergraduate Electronic Design Competition Commonly Used Modules and Related Devices Data Album
[i=s]This post was last edited by Rambo on 2019-7-16 09:49[/i]A collection of commonly used modules and related device data for the National Undergraduate Electronic Design Competition. 114 high-quali...
兰博 Electronics Design Contest
Designing 3G mobile phones requires choosing the best IC integration method
SiPs and SoCs are currently in vogue. Understand whether they''re right for your design.(www.52rd.com)By Bill Krenik, Dennis Buss, and Peter Rickert, Texas Instruments The era of the voice-only mobile...
fly RF/Wirelessly
TOP223 chip
Looking for drawing software suitable for TOP223 chip...
生气的青柠 Analog electronics
The concept and basic principle of PWM "dead zone"
[size=4] Dead zone means that after the upper half bridge is turned off, the lower half bridge is turned on after a delay of a period of time, or after the lower half bridge is turned off, the upper h...
qwqwqw2088 Analogue and Mixed Signal
Effects of Improper Use of Derived Clocks on Logic Timing
After the project code is compiled, the following information is printed: Info: Clock "CLK48M" has Internalfmax of 67.47 MHz between source register "GLUE_LGC:glue|MCLK" and destination register "img_...
Jacktang DSP and ARM Processors
Consulting on segment LCD issues
That is, the address of SEG0 and SEG1 is 00H. If I want to light up all segments of 5, but the upper four bits of 5 are at address 04H, and the lower four bits are at address 05H. It is inconvenient t...
一百年后的自己 51mcu

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号