DS2540-9RD2TB1 datasheet, PDF - EEWORLD Datasheet

DS2540-9RD2TB1: DescriptionDC-DC Regulated Power Supply Module, 2 Output, Hybrid, METAL, CASE S02, MODULE; CategoryPower/power management The power supply circuit; File Size439KB，33 Pages; ManufacturerBel Fuse

Download Datasheet Parametric View All

DS2540-9RD2TB1 Overview

DC-DC Regulated Power Supply Module, 2 Output, Hybrid, METAL, CASE S02, MODULE

Parameter Name	Attribute value
Brand Name	Power-One
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Bel Fuse
Parts packaging code	MODULE
package instruction	,
Manufacturer packaging code	CASE S02
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	15V ADDITIONAL OUTPUT AVAILABLE
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	220 V
Minimum input voltage	44 V
Nominal input voltage	110 V
JESD-30 code	R-MXMA-X
Maximum load regulation	0.333%
Number of functions	1
Output times	2
Maximum operating temperature	71 °C
Minimum operating temperature	-40 °C
Maximum output voltage	16.5 V
Minimum output voltage	6 V
Nominal output voltage	15 V
Package body material	METAL
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Temperature level	OTHER
Terminal form	UNSPECIFIED
Terminal location	UNSPECIFIED
Maximum time at peak reflow temperature	NOT SPECIFIED
Fine-tuning/adjustable output	YES
Base Number Matches	1

Last day of auction: FRDM mini shield September 27th 12:00-September 28th 11:59: [size=4][color=#ff0000][b]Bidding dynamics: [/b][/color][/size][url=https://home.eeworld.com.cn/space-uid-350640.html]stormbreaker[/url] [size=4][color=#ff0000][b] 1000 core coins[/b][/color][/size] [...; okhxyyo Talking

FIR filter design based on FPGA (source code download attached): [b][color=rgb(51, 51, 51)][font=宋体][size=14pt]1.1 [/size][/font][/color][b][color=rgb(51, 51, 51)][font=宋体][size=14pt]Top-level interface[/size][/font][/color][/b][/b]Full source code and full article...; njiggih FPGA/CPLD

About the Japanese: ( 1) Four surgeons sat around and talked about what kind of people they liked to operate on. The first doctor said, "I like to operate on librarians the most. When you open their bodies, everything is...; 890 Talking

The timing relationship between voltage and current lead and lag: [table=98%,rgb(222, 240, 251)] [tr][td]https://mp.weixin.qq.com/s?__biz=MjM5MTg2OTg4Nw==&mid=2655926987&idx=2&sn=2df53cbeae440ec319dad1d3658d3112&chksm=bd14641b8a63ed0dc6258c171b5f4ba58afbec6e302eb4d0...; QWE4562009 Integrated technical exchanges

NE555 Internal Structure: Internal structure diagram of 555 timerHD pictures...; dcexpert MicroPython Open Source section

[Application development based on NUCLEO-F746ZG motor] 8. Program framework - Introduction to the three core tasks: This post briefly introduces the three tasks in Systick interrupt and ADC interrupt. In the previous post ( 【Development and Application Based on NUCLEO-F746ZG Motor】7. Program Framework-Two Important...; annysky2012 Motor Drive Control（Motor Control）

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components