ERJ-8ENF1743V datasheet, PDF - EEWORLD Datasheet

ERJ-8ENF1743V: Description8-bit Microcontrollers - MCU 50 MIPS 32KB 12ADC 32 PIN MCU RTCLOCK; CategoryPassive components; File Size110KB，5 Pages; ManufacturerPanasonic; Websitehttp://www.panasonic.co.jp/semicon/e-index.html

Download Datasheet Parametric View All

ERJ-8ENF1743V Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ERJ-8ENF1743V	-	-	View	Buy Now

8-bit Microcontrollers - MCU 50 MIPS 32KB 12ADC 32 PIN MCU RTCLOCK

Parameter Name	Attribute value
Product Category	Thick Film Resistors - SMD
Manufacturer	Panasonic
RoHS	Details
Resistance	174 kOhms
Power Rating	250 mW (1/4 W)
Tolerance	1 %
Voltage Rating	200 V
Operating Temperature Range	- 55 C to + 155 C
Case Code - in	1206
Case Code - mm	3216
Type	Precision Resistor
Qualification	AEC-Q200
Packaging	Cut Tape
Packaging	MouseReel
Packaging	Reel
Height	0.6 mm
Length	3.2 mm
Maximum Operating Temperature	+ 155 C
Minimum Operating Temperature	- 55 C
Package / Case	1206 (3216 metric)
Product	Thick Film Resistors SMD
Factory Pack Quantity	5000
Termination Style	SMD/SMT
Width	1.6 mm
Unit Weight	0.000571 oz

[EVK-NINA-B400 Evaluation Kit] + First Meeting: [i=s]This post was last edited by damiaa on 2021-5-14 11:34[/i][EVK-NINA-B400 Evaluation Kit] + First Meeting I got the EVK-NINA-B400 a few days ago. I made some preparations over the weekend and toda...; damiaa RF/Wirelessly

Core materials for high frequency magnetic components: Core materials for high frequency magnetic components...; zbz0529 Test/Measurement

msp430 LCD driver module: 1. Power saving (because the liquid crystal itself does not emit light, the power consumption is low) 2. Can only be driven by low-frequency AC voltage, DC will damage the LCD 3. Types: segment LCD, c...; 火辣西米秀 Microcontroller MCU

EEWORLD University Hall----Combining buck-boost topology and USB Type C? Power Delivery to achieve maximum power density: Combining buck-boost topology with USB Type C? Power Delivery to achieve maximum power density : https://training.eeworld.com.cn/course/27353...; hi5 Talking

Questions about FPGA configuration: As shown in Figure 1, are unused pins configured as "three-state input input" or "three-state input plus weak pull-up"? In Figure 2, why are these dual_purpose_pins set to "use as regular IO"? They ar...; 平漂流 EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components