ATF22LV10CQZ-30PC datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> ATF22LV10CQZ-30PC

ATF22LV10CQZ-30PC: DescriptionSPLD - Simple Programmable Logic Devices 500 GT 3.3-5V SPLY ZERO/QRTR PWR-30NS; CategoryProgrammable logic devices Programmable logic; File Size2MB，19 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric Compare View All

ATF22LV10CQZ-30PC Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ATF22LV10CQZ-30PC	-	-	View	Buy Now

ATF22LV10CQZ-30PC Overview

SPLD - Simple Programmable Logic Devices 500 GT 3.3-5V SPLY ZERO/QRTR PWR-30NS

ATF22LV10CQZ-30PC Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	DIP, DIP24,.3
Contacts	24
Reach Compliance Code	compliant
ECCN code	EAR99
Architecture	PAL-TYPE
maximum clock frequency	25 MHz
JESD-30 code	R-PDIP-T24
JESD-609 code	e0
length	31.887 mm
Humidity sensitivity level	1
Dedicated input times	11
Number of I/O lines	10
Number of entries	22
Output times	10
Number of product terms	132
Number of terminals	24
Maximum operating temperature	70 °C
Minimum operating temperature
organize	11 DEDICATED INPUTS, 10 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP24,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	225
power supply	3.3/5 V
Programmable logic type	FLASH PLD
propagation delay	30 ns
Certification status	Not Qualified
Maximum seat height	5.334 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

3.0V to 5.5V Operating Range

Lowest Power in Its Class

Advanced Low-voltage, Zero-power, Electrically Erasable Programmable Logic Device

“Zero” Standby Power (25µA Maximum) (Input Transition Detection)

Low-voltage Equivalent of Atmel ATF22V10CZ

Ideal for Battery Powered Systems

CMOS- and TTL-compatible Inputs and Outputs

Inputs are 5V Tolerant

Latch Feature Hold Inputs to Previous Logic States

EE Technology

– Reprogrammable

– 100% Tested

High-reliability CMOS Process

– 20-year Data Retention

– 10,000 Erase/Write Cycles

– 2,000V ESD Protection

– 200mA Latch-up Immunity

Commercial and Industrial Temperature Ranges

Dual Inline and Surface Mount Standard Pinouts

Green Package Options (Pb/Halide-free/RoHS Compliant) Available

•

High-performance

Electrically

Erasable

Programmable

Logic Device

Atmel ATF22LV10CZ

Atmel ATF22LV10CQZ

•

Description

The Atmel

ATF22LV10CZ/CQZ is a high-performance CMOS (electrically erasable)

programmable logic device (PLD) that utilizes The Atmel proven electrically erasable

Flash memory technology and provides 25ns speed with standby current of 25µA

maximum. All speed ranges are specified over the 3.0V to 5.5V range for industrial

and commercial temperature ranges.

The ATF22LV10CZ/CQZ provides a low-voltage and edge-sensing “zero” power

CMOS PLD solution with “zero” standby power (5µA typical). The

ATF22LV10CZ/CQZ powers down automatically to the zero power mode through The

Atmel patented Input Transition Detection (ITD) circuitry when the device is idle. The

ATF22LV10CZ/CQZ is capable of operating at supply voltages down to 3.0V. Pin

“keeper” circuits on input and output pins hold pins to their previous logic levels when

idle, which eliminate static power consumed by pull-up resistors. The “CQZ” combines

this low high-frequency ICC of the “Q” design with the “Z” feature.

The ATF22LV10CZ/CQZ macrocell incorporates a variable product term architecture.

Each output is allocated from 8 to 16 product terms which allows highly complex logic

functions to be realized. Two additional product terms are included to provide syn-

chronous reset and asynchronous reset. These additional product terms are common

to all ten registers and are automatically cleared upon power-up. Register Preload

simplifies testing. A security fuse prevents unauthorized copying of programmed fuse

patterns.

0779M–PLD–7/10

ATF22LV10CQZ-30PC Related Products

	ATF22LV10CQZ-30PC	ATF22LV10CQZ-30JI	ATF22LV10CQZ-30PI	ATF22LV10CZ-25XC	ATF22LV10CQZ-30XI	ATF22LV10CZ-25SC	ATF22LV10CQZ-30SC
Description	SPLD - Simple Programmable Logic Devices 500 GT 3.3-5V SPLY ZERO/QRTR PWR-30NS	SPLD - Simple Programmable Logic Devices EEPLD 500 GATE 3.3 5V PWR 30NS IND TEMP	SPLD - Simple Programmable Logic Devices EEPLD 500 GATE 3.3 5V PWR 30NS IND TEMP	SPLD - Simple Programmable Logic Devices EEPLD 500GATE 3.3V 5V PWR 25NS IND TEMP	SPLD - Simple Programmable Logic Devices 500 GT 3.3-5V SPLY ZERO/QRTR PWR-30NS	SPLD - Simple Programmable Logic Devices 500 GATE 3.3V-5V SPLY ZERO PWR-25NS	SPLD - Simple Programmable Logic Devices 500 GT 3.3-5V SPLY ZERO/QRTR PWR-30NS
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DIP	LCC	DIP	TSSOP	TSSOP	SOIC	SOIC
package instruction	DIP, DIP24,.3	QCCJ, LDCC28,.5SQ	DIP, DIP24,.3	TSSOP, TSSOP24,.25	TSSOP, TSSOP24,.25	0.300 INCH, PLASTIC, SOIC-24	0.300 INCH, PLASTIC, SOIC-24
Contacts	24	28	24	24	24	24	24
Reach Compliance Code	compliant	compliant	compliant	compliant	unknown	unknown	unknown
Architecture	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE
maximum clock frequency	25 MHz	25 MHz	25 MHz	33.3 MHz	25 MHz	33.3 MHz	25 MHz
JESD-30 code	R-PDIP-T24	S-PQCC-J28	R-PDIP-T24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24
JESD-609 code	e0	e0	e0	e0	e0	e0	e0
length	31.887 mm	11.5062 mm	31.887 mm	7.8 mm	7.8 mm	15.4 mm	15.4 mm
Humidity sensitivity level	1	2	1	2	2	2	2
Dedicated input times	11	11	11	11	11	11	11
Number of I/O lines	10	10	10	10	10	10	10
Number of entries	22	22	22	22	22	22	22
Output times	10	10	10	10	10	10	10
Number of product terms	132	132	132	132	132	132	132
Number of terminals	24	28	24	24	24	24	24
Maximum operating temperature	70 °C	85 °C	85 °C	70 °C	85 °C	70 °C	70 °C
organize	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	QCCJ	DIP	TSSOP	TSSOP	SOP	SOP
Encapsulate equivalent code	DIP24,.3	LDCC28,.5SQ	DIP24,.3	TSSOP24,.25	TSSOP24,.25	SOP24,.4	SOP24,.4
Package shape	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	CHIP CARRIER	IN-LINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	225	225	225	240	240	240	240
power supply	3.3/5 V	3.3/5 V	3.3/5 V	3.3/5 V	3.3/5 V	3.3/5 V	3.3/5 V
Programmable logic type	FLASH PLD	FLASH PLD	FLASH PLD	FLASH PLD	FLASH PLD	FLASH PLD	FLASH PLD
propagation delay	30 ns	30 ns	30 ns	25 ns	30 ns	25 ns	30 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.334 mm	4.572 mm	5.334 mm	1.2 mm	1.2 mm	2.65 mm	2.65 mm
Maximum supply voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	3 V	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	NO	YES	NO	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	J BEND	THROUGH-HOLE	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	2.54 mm	1.27 mm	2.54 mm	0.65 mm	0.65 mm	1.27 mm	1.27 mm
Terminal location	DUAL	QUAD	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	30	30	30	30	30
width	7.62 mm	11.5062 mm	7.62 mm	4.4 mm	4.4 mm	7.5 mm	7.5 mm
Base Number Matches	1	1	1	1	1	1	1
Is it lead-free?	Contains lead	Contains lead	-	Contains lead	Contains lead	-	-
ECCN code	EAR99	EAR99	-	EAR99	EAR99	-	-

Recommended Resources

Application of TDK high-power field effect tube full-bridge components in switching power supplies and class D amplifiers 01

Color light ring flash controller circuit

HT-1300A circuit

DC and DC converter circuit diagram with magnetic amplifier

Small power switching regulated power supply circuit made by CWl840

Computer motherboard circuit diagram 830_39

Arrow Electronics Online Seminar: Intel FPGA Deep Learning Acceleration Technology Live Data Collection: Live broadcast collection Arrow Electronics Online Seminar: Intel FPGA Deep Learning Acceleration TechnologyLive playback:Click to watchLive Documentation: Click to downloadLive QA:Questioner Question...; EEWORLD社区 FPGA/CPLD

Principles of Component Screening in Circuits: 01 The necessity of component screeningThe inherent reliability of electronic components depends on the reliability design of the product. Therefore, before installing electronic components on a machi...; qwqwqw2088 Analogue and Mixed Signal

DSP2833x adds code jump file: At the same time, we also need to add the jump code file DSP2833x_CodeStartBranch.asm in the original debugger project to jump to the user application process entry after the processor completes booti...; 灞波儿奔 Microcontroller MCU

TI Points Mall Points abnormality: [i=s]This post was last edited by led2015 on 2019-12-30 15:09[/i]1. I redeemed a product, but my TI points were automatically deducted 4 times. What happened? (But there is no notification in the poin...; led2015 Talking

MSP430 timer output PWM waveform example: [size=4]The PWM output of the timer has 8 modes: [/size] [size=4] [/size] [size=4]Output mode 0 Output mode: The output signal OUTx is defined by the OUTx bit in the control register CCTLx of each cap...; fish001 Microcontroller MCU

【AD21】The mouse cannot be moved to the left and bottom of the PCB origin. What is the solution?: [i=s] This post was last edited by me on 2021-3-13 08:58[/i]When I use AD21 to draw PCB, I can only place components, silk screen, etc. to the upper right of the origin, and the mouse cannot be moved ...; 我本将心向明月 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components