MCM63P531TQ9R datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> MCM63P531TQ9R

MCM63P531TQ9R: Description32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM; Categorystorage storage; File Size167KB，16 Pages; ManufacturerMotorola ( NXP ); Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

MCM63P531TQ9R Overview

32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM

MCM63P531TQ9R Parametric

Parameter Name	Attribute value
Maker	Motorola ( NXP )
package instruction	LQFP,
Reach Compliance Code	unknow
ECCN code	3A991.B.2.B
Maximum access time	9 ns
JESD-30 code	R-PQFP-G100
length	20 mm
memory density	1048576 bi
Memory IC Type	CACHE SRAM
memory width	32
Number of functions	1
Number of ports	1
Number of terminals	100
word count	32768 words
character code	32000
Operating mode	SYNCHRONOUS
organize	32KX32
Output characteristics	3-STATE
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	14 mm

Preview

Download Datasheet

View All

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Order this document

by MCM63P531/D

Advance Information

MCM63P531

32K x 32 Bit Pipelined BurstRAM™

Synchronous Fast Static RAM

The MCM63P531 is a 1M bit synchronous fast static RAM designed to provide

a burstable, high performance, secondary cache for the 68K Family, PowerPC™,

and Pentium™ microprocessors. It is organized as 32K words of 32 bits each,

fabricated using high performance silicon gate CMOS technology. This device

integrates input registers, an output register, a 2–bit address counter, and high

speed SRAM onto a single monolithic circuit for reduced parts count in cache

data RAM applications. Synchronous design allows precise cycle control with the

use of an external clock (K). CMOS circuitry reduces the overall power consump-

tion of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQx), and all control signals except output en-

able (G) and Linear Burst Order (

LBO

) are clock (K) controlled through positive–

edge–triggered noninverting registers.

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst

addresses can be generated internally by the MCM63P531 (burst sequence op-

erates in linear or interleaved mode dependent upon state of LBO) and controlled

by the burst address advance (ADV) input pin.

Write cycles are internally self–timed and are initiated by the rising edge of the

clock (K) input. This feature eliminates complex off–chip write pulse generation

and provides increased timing flexibility for incoming signals.

Synchronous byte write (SBx), synchronous global write (SGW), and synchro-

nous write enable SW are provided to allow writes to either individual bytes or to

all bytes. The four bytes are designated as “a”, “b”, “c”, and “d”. SBa controls

DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte

writes SBx are asserted with SW. All bytes are written if either SGW is asserted

or if all SBx and SW are asserted.

For read cycles, pipelined SRAMs output data is temporarily stored by an

edge–triggered output register and then released to the output buffers at the next

rising edge of clock (K).

The MCM63P531 operates from a 3.3 V power supply, all inputs and outputs

are LVTTL compatible.

•

MCM63P531–4.5 = 4.5 ns access / 10 ns cycle

MCM63P531–7 = 7 ns access / 13.3 ns cycle

MCM63P531–8 = 8 ns access / 15 ns cycle

MCM63P531–9 = 9 ns access / 16.6 ns cycle

•

Single 3.3 V + 10%, – 5% Power Supply

•

ADSP, ADSC, and ADV Burst Control Pins

•

Selectable Burst Sequencing Order (Linear/Interleaved)

•

Internally Self–Timed Write Cycle

•

Byte Write and Global Write Control

•

Sleep Mode (ZZ)

•

Intel PBSRAM 2.0 Compliant

•

Single–Cycle Deselect Timing

•

100 Pin TQFP Package

BurstRAM is a trademark of Motorola, Inc.

PowerPC is a trademark of IBM Corp.

Pentium is a trademark of Intel Corp.

This document contains information on a new product. Motorola reserves the right to change or discontinue this product without notice.

TQ PACKAGE

TQFP

CASE 983A–01

6/21/96

Motorola, Inc. 1996

MOTOROLA FAST SRAM

MCM63P531

MCM63P531TQ9R Related Products

	MCM63P531TQ9R	MCM63P531TQ9	MCM63P531TQ8R	MCM63P531TQ8	MCM63P531TQ7R	MCM63P531TQ7	MCM63P531TQ4.5R	MCM63P531TQ4.5	MCM63P531
Description	32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM	32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM	32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM	32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM	32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM	32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM	32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM	32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM	32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
Maker	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	-
package instruction	LQFP,	TQFP-100	LQFP,	TQFP-100	LQFP,	TQFP-100	LQFP,	LQFP, QFP100,.63X.87	-
Reach Compliance Code	unknow	unknow	unknow	unknow	unknow	unknow	unknow	unknow	-
ECCN code	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	-
Maximum access time	9 ns	9 ns	8 ns	8 ns	7 ns	7 ns	4.5 ns	4.5 ns	-
JESD-30 code	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	-
length	20 mm	20 mm	20 mm	20 mm	20 mm	20 mm	20 mm	20 mm	-
memory density	1048576 bi	1048576 bi	1048576 bi	1048576 bi	1048576 bi	1048576 bi	1048576 bi	1048576 bi	-
Memory IC Type	CACHE SRAM	CACHE SRAM	CACHE SRAM	CACHE SRAM	CACHE SRAM	CACHE SRAM	CACHE SRAM	CACHE SRAM	-
memory width	32	32	32	32	32	32	32	32	-
Number of functions	1	1	1	1	1	1	1	1	-
Number of ports	1	1	1	1	1	1	1	1	-
Number of terminals	100	100	100	100	100	100	100	100	-
word count	32768 words	32768 words	32768 words	32768 words	32768 words	32768 words	32768 words	32768 words	-
character code	32000	32000	32000	32000	32000	32000	32000	32000	-
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	-
organize	32KX32	32KX32	32KX32	32KX32	32KX32	32KX32	32KX32	32KX32	-
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	-
Exportable	YES	YES	YES	YES	YES	YES	YES	YES	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	LQFP	LQFP	LQFP	LQFP	LQFP	LQFP	LQFP	LQFP	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package form	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	-
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	-
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-
Maximum seat height	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm	-
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	-
Minimum supply voltage (Vsup)	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	-
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	-
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	-
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	-
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	-
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	-
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	-
width	14 mm	14 mm	14 mm	14 mm	14 mm	14 mm	14 mm	14 mm	-

Recommended Resources

Functional block diagram of Hisense KFR-25GW-06BP inverter air conditioner outdoor unit microprocessor

Electric fan temperature control automatic transmission circuit

Triac single-phase control circuit

Anti-shake circuit using CMOS gate circuit

Energy-saving motor lacks protection circuit

Zener diode controlled Wien bridge

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components