EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01KG-0025CDI

Description
Programmable Oscillators
CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3QV01KG-0025CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01KG-0025CDI - - View Buy Now

8N3QV01KG-0025CDI Overview

Programmable Oscillators

8N3QV01KG-0025CDI Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
ProductVCXO
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
I would like to ask a question about the connection of 74HC14 NOT gate
At this time, the integrated chip is powered on (5V). If I connect pin 5 (input) to pin 10 (output) of another set of NOT gates, what voltage will it be? I tested it and found that the voltage is 2.7V...
莫慌我拔枪 Analog electronics
ZigBee acquisition system code is needed
CC2530 ZSTACK protocol stack coordinator controls the display content of multiple terminal LCD screens at the same time, one-to-one communication, temperature, humidity, smoke, photosensitivity, human...
jqc RF/Wirelessly
How to change incremental encoder into absolute encoder
Absolute encoders rely on the dense etching density of "photolithography" to etch very dense channels in both the diameter direction and the "circumferential direction". With the above skills, two maj...
vincent.liu Motor Drive Control(Motor Control)
【AT-START-F403A Review】+ Comparison between AT32F403A and GD32450I
In order to realize an icon application system on the AT32F403A development board, I thought of a previous project, which was realized by GD32450I, so I planned to transplant it directly to the AT32F4...
jinglixixi GD32 MCU
Share the experience of using GD32F10x and solve the problem
[i=s]This post was last edited by Hot Ximixiu on 2021-5-9 23:00[/i]The following sharing is The bug comes from a mature product of the company. It has been produced for about 6 years. Recently, we hav...
火辣西米秀 GD32 MCU
Different routing layers, same STUB
Original article by Mr. Gaosu | Huang GangNyears of valuable experience tells us that when encountering via stubs, the best way is to route the components on the surface layer to the lower layer, and ...
yvonneGan PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号