EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LFE3-150EA-7FN1156ITW

Description
FPGA - Field Programmable Gate Array 149K LUTs, 586 I/O, 1.2V, -7 Speed, Pb-Free, IND
CategoryProgrammable logic devices    Programmable logic   
File Size2MB,130 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Environmental Compliance
Download Datasheet Parametric View All

LFE3-150EA-7FN1156ITW Online Shopping

Suppliers Part Number Price MOQ In stock  
LFE3-150EA-7FN1156ITW - - View Buy Now

LFE3-150EA-7FN1156ITW Overview

FPGA - Field Programmable Gate Array 149K LUTs, 586 I/O, 1.2V, -7 Speed, Pb-Free, IND

LFE3-150EA-7FN1156ITW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerLattice
Parts packaging codeBGA
package instruction35 X 35 MM, LEAD FREE, FPBGA-1156
Contacts1156
Reach Compliance Codeunknown
ECCN codeEAR99
maximum clock frequency420 MHz
Combined latency of CLB-Max0.335 ns
JESD-30 codeS-PBGA-B1156
JESD-609 codee1
length35 mm
Humidity sensitivity level3
Number of entries586
Number of logical units149000
Output times586
Number of terminals1156
Maximum operating temperature100 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1156,34X34,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)250
power supply1.2 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.6 mm
Maximum supply voltage1.26 V
Minimum supply voltage1.14 V
Nominal supply voltage1.2 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width35 mm
EEWORLD University ---- Micro-Nano Processing (Semiconductor Manufacturing Technology) Swiss Federal Institute of Technology
Micro-Nano Processing (Semiconductor Manufacturing Process) Swiss Federal Institute of Technology : https://training.eeworld.com.cn/course/5621This course will demonstrate the most effective integrate...
桂花蒸 Analog electronics
FPGA Design Code Cleanliness 2
Ron Jeffries , author of Extreme Programming Practice, carefully studied Baker's simple code rules and listed them in order of importance:can pass all testsNo duplication of code & Embody all the conc...
mdy-吴伟杰 FPGA/CPLD
Quantifying video game time helps teenagers grow up healthily
[align=left][color=#000][font=Arial, Verdana, sans-serif][size=12px][font=宋体][size=4] Recently, the National Health Commission released the "China Youth Health Education Center Information and Interpr...
tlyl18108837711 Integrated technical exchanges
Implementation of PID Control Algorithm Based on DSP
[align=left][size=4][color=#000000][backcolor=white] Abstract: The regulator that controls according to the proportion, integration and differentiation of the deviation is called PID regulator. PID re...
Aguilera DSP and ARM Processors
EEWORLD University ----TI Smart Door Lock Solution
TI Smart Door Lock Solution : https://training.eeworld.com.cn/course/4615...
hi5 Industrial Control Electronics
Confused about measuring tantalum capacitors with a digital multimeter?
[i=s]This post was last edited by hf12345 on 2018-11-29 17:48[/i] The digital multimeter used is Victory vc890c+. The capacitor is a 10uf tantalum capacitor. The black probe is connected to the COM po...
hf12345 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号