HCC/HCF4047B
LOW-POWER MONOSTABLE/ASTABLE MULTIVIBRATOR
.
.
.
.
.
.
.
.
.
.
.
LOW POWER CONSUMPTION : SPECIAL
COS/MOS OSCILLATOR CONFIGURATION
MONOSTABLE (one-shot) OR ASTABLE (free-
running) OPERATION
TRUE AND COMPLEMENTED BUFFERED
OUTPUTS
ONLY ONE EXTERNAL R AND C REQUIRED
BUFFERED INPUTS
QUIESCENT CURRENT SPECIFIED TO 20V
FOR HCC DEVICE
STANDARDIZED, SYMMETRICAL OUTPUT
CHARACTERISTICS
5V, 10V, AND 15V PARAMETRIC RATINGS
INPUT CURRENT OF 100nA AT 18V AND 25°C
FOR HCC DEVICE
100% TESTED FOR QUIESCENT CURRENT
MEETS ALL REQUIREMENTS OF JEDEC TEN-
TATIVE STANDARD N° 13A, ”STANDARD SPE-
CIFICATIONS FOR DESCRIPTION OF ”B”
SERIES CMOS DEVICES”
EY
(Plastic Package)
F
(Ceramic Frit Seal Package)
M1
(Micro Package)
C1
(Plastic Chip Carrier)
ORDER CODES :
HCC4047BF
HCF4047BM1
HCF4047BEY
HCF4047BC1
PIN CONNECTIONS
DESCRIPTION
The
HCC4047B
(extended temperature range) and
HCF4047B
(intermediate temperature range) are
monolithic integrated circuits, available in 14-lead
dual in-line plastic or ceramic package and plas-
tic micropackage. The
HCC/HCF4047B
consists of
a gatable astable multivibrator with logic techniques
incorporated to permit positive or negative edge-
triggered monostable multivibrator action with retrig-
gering and external counting options. Inputs include
+TRIGGER -TRIGGER, ASTABLE, ASTABLE, RE-
TRIGGER, and EXTERNAL RESET. Buffered out-
puts are Q, Q, and OSCILLATOR. In all modes of
operation, an external capacitor must be connected
between C-Timing and RC-Common terminals, and
an external resistor must be connected between the
R-Timing and RC-Common terminals. For operating
modes see functional terminal connections and ap-
plication notes.
June 1989
1/15
HCC/HCF4047B
BLOCK DIAGRAM
FUNCTIONAL TERMINAL CONNECTIONS
Terminal Connections
Function*
to V
DD
Astable Multivibrator :
Free Running
True Gating
Complement Gating
Monostable Multivibrator :
Positive–Edge Trigger
Negative–Edge Trigger
Retriggerable
External Countdown**
4, 5, 6, 14
4, 6, 14
6, 14
4, 14
4, 8, 14
4, 14
14
to V
SS
7, 8, 9, 12
7, 8, 9, 12
5, 7, 8, 9 ,12
5, 6, 7, 9, 12
5, 7, 9, 12
5, 6, 7, 9
5, 6, 7, 8, 9, 12
Input
Pulse to
–
5
4
8
6
8, 12
–
Output
Pulse
From
10, 11, 13
10, 11, 13
10, 11, 13
10,
10,
10,
10,
11
11
11
11
Output Period
or
Pulse Width
t
A
(10, 11) = 4.40RC
t
A
(13) = 2.20RC
t
M
(10, 11) = 2.48RC
* In all cases external capacitor and resistor between pins, 1, 2 and 3 (see logic diagrams).
** Input pulse to Reset of External Counting Chip.
External Counting Chip Output to pin 4.
2/15
HCC/HCF4047B
ABSOLUTE MAXIMUM RATINGS
Symbol
V
DD
*
V
i
I
I
P
tot
Parameter
Supply Voltage :
HCC
Types
HCF
Types
Input Voltage
DC Input Current (any one input)
Total Power Dissipation (per package)
Dissipation per Output Transistor
for T
op
= Full Package-temperature Range
Operating Temperature :
HCC
Types
HCF
Types
Storage Temperature
Value
– 0.5 to + 20
– 0.5 to + 18
– 0.5 to V
DD
+ 0.5
±
10
200
100
– 55 to + 125
– 40 to + 85
– 65 to + 150
Unit
V
V
V
mA
mW
mW
°C
°C
°C
T
op
T
s tg
Stresses above those listed under ”Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability.
* All voltage values are referred to V
SS
pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol
V
DD
V
I
T
op
Parameter
Supply Voltage :
HC C
Types
H C F
Types
Input Voltage
Operating Temperature :
H CC
Types
H C F
Types
Value
3 to 18
3 to 15
0 to V
DD
– 55 to + 125
– 40 to + 85
Unit
V
V
V
°C
°C
LOGIC DIAGRAM
3/15