EEWORLDEEWORLDEEWORLD

Part Number

Search

DSPIC33FJ32GP104T-I-ML

Description
Digital Signal Processors u0026 Controllers - DSP, DSC 16bit Gen Prp Fam16 MIPS 32KBFLSH 2KBRAM
Categorysemiconductor    The embedded processor and controller   
File Size4MB,393 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

DSPIC33FJ32GP104T-I-ML Online Shopping

Suppliers Part Number Price MOQ In stock  
DSPIC33FJ32GP104T-I-ML - - View Buy Now

DSPIC33FJ32GP104T-I-ML Overview

Digital Signal Processors u0026 Controllers - DSP, DSC 16bit Gen Prp Fam16 MIPS 32KBFLSH 2KBRAM

DSPIC33FJ32GP104T-I-ML Parametric

Parameter NameAttribute value
Product CategoryDigital Signal Processors & Controllers - DSP, DSC
ManufacturerMicrochip
RoHSDetails
ProductDSCs
PackagingReel
Data Bus Width16 bit
Processor SeriesdsPIC33F
Factory Pack Quantity1600
dsPIC33FJ16(GP/MC)101/102 AND
dsPIC33FJ32(GP/MC)101/102/104
16-Bit Digital Signal Controllers
(up to 32-Kbyte Flash and 2-Kbyte SRAM)
Operating Conditions
• 3.0V to 3.6V, -40
°
C to +125
°
C, DC to 16 MIPS
Advanced Analog Features
• ADC module:
- 10-bit, 1.1 Msps with four S&H
- Four analog inputs on 18-pin devices and up to
14 analog inputs on 44-pin devices
• Flexible and Independent ADC Trigger Sources
• Three Comparator modules
• Charge Time Measurement Unit (CTMU):
- Supports mTouch™ capacitive touch sensing
- Provides high-resolution time measurement (1 ns)
- On-chip temperature measurement
3.0V to 3.6V, -40
°
C to +150
°
C, DC to 5 MIPS
Core: 16-Bit dsPIC33F CPU
Code-Efficient (C and Assembly) Architecture
Two 40-Bit Wide Accumulators
Single-Cycle (MAC/MPY) with Dual Data Fetch
Single-Cycle Mixed-Sign MUL plus Hardware Divide
32-Bit Multiply Support
Clock Management
±0.25% Internal Oscillator
Programmable PLLs and Oscillator Clock Sources
Fail-Safe Clock Monitor (FSCM)
Independent Watchdog Timer (WDT)
Fast Wake-up and Start-up
Timers/Output Compare/Input Capture
• Up to Five General Purpose Timers:
- One 16-bit and up to two 32-bit timers/counters
• Two Output Compare modules
• Three Input Capture modules
• Peripheral Pin Select (PPS) to allow Function Remap
Communication Interfaces
• UART module (4 Mbps):
- With support for LIN/J2602 Protocols and IrDA
®
• 4-Wire SPI module (8 MHz maximum speed):
- Remappable pins in 32-Kbyte Flash devices
• I
2
C™ module (400 kHz)
Power Management
Low-Power Management modes (Sleep, Idle, Doze)
Integrated Power-on Reset and Brown-out Reset
1 mA/MHz Dynamic Current (typical)
30 µA I
PD
Current (typical)
PWM
Up to Three PWM Pairs
Two Dead-Time Generators
31.25 ns PWM Resolution
PWM Support for:
- Inverters, PFC, UPS
- BLDC, PMSM, ACIM, SRM
• Class B-Compliant Fault Inputs
• Possibility of ADC Synchronization with PWM Signal
Input/Output
• Sink/Source 10 mA or 6 mA, Pin-Specific for Standard
V
OH
/V
OL
, up to 16 mA or 12 mA for Non-Standard V
OH
1
• 5V Tolerant Pins
• Up to 20 Selectable Open-Drain and Pull-ups
• Three External Interrupts (two are remappable)
Qualification and Class B Support
• AEC-Q100 REV G (Grade 0 -40
°
C to +150
°
C)
• Class B Safety Library, IEC 60730, UDE Certified
Debugger Development Support
• In-Circuit and In-Application Programming
• Up to Three Complex Data Breakpoints
• Trace and Run-Time Watch
2011-2014 Microchip Technology Inc.
DS70000652F-page 1
ISE Tutorial
ISE Tutorial...
zxopenljx FPGA/CPLD
Common Misunderstandings in PCB Differential Signal Design
In high-speed PCB design, differential signals are used more and more widely, and the most critical signals in the circuit often adopt differential structure design.Why is this so? Compared with ordin...
造物工场kbidm PCB Design
【XMC4800 Relax EtherCAT Kit Review】+LWIP Application
1. Add LWIP module 398184 [/attach] [/align][align=left] [/align][align=left] [/align][align=left] Configure LWIP module 398186 [/attach] [/align][align=left] [/align][align=left] [/align][align=left]...
anger0925 Industrial Control Electronics
[NXP Rapid IoT Review] + Mobile Synchronizer 3
[i=s]This post was last edited by Beifang on 2018-12-28 22:48[/i] 1. Using NXP Rapid IoT APP is also very similar to IDE. From the design point of view, data management is not included, but it provide...
北方 RF/Wirelessly
Design of USB interface based on DSP
The USB interface design scheme based on DSP is described from the aspects of interface hardware design, interface operation principle, software design process and interrupt service program design poi...
Jacktang DSP and ARM Processors
How to test the third-order intermodulation intercept point (OPI3) of RF signal source and arbitrary waveform generator?
In microwave communication systems, there is a third-order intermodulation intercept point OPI3 (third-order intercept point), which is an important indicator for measuring the linearity and distortio...
博宇讯铭 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号