Data Sheet
FEATURES
Mixed-Signal Front-End (MxFE
™
) Baseband
Transceiver for Broadband Applications
AD9863
FUNCTIONAL BLOCK DIAGRAM
VIN+A
ADC
VIN–A
VIN+B
ADC
VIN–B
I/O
INTERFACE
CONFIGURATION
BLOCK
DATA
MUX
AND
LATCH
Rx DATA
Receive path includes dual 12-bit, 50 MSPS analog-to-digital
converters with internal or external reference
Transmit path includes dual 12-bit, 200 MSPS digital-to-
analog converters with 1×, 2×, or 4× interpolation and
programmable gain control
Internal clock distribution block includes a programmable
phase-locked loop and timing generation circuitry,
allowing single-reference clock operation
24-pin flexible I/O data interface allows various interleaved
or noninterleaved data transfers in half-duplex mode and
interleaved data transfers in full-duplex mode
Configurable through register programmability or
optionally limited programmability through mode pins
Independent Rx and Tx power-down control pins
64-lead LFCSP package (9 mm × 9 mm footprint)
I/O
INTERFACE
CONTROL
FLEXIBLE
I/O BUS
[0:23]
LOW-PASS
INTERPOLATION
FILTER
IOUT+A
DAC
IOUT–A
IOUT+B
DAC
IOUT–B
ADC CLOCK
DATA
LATCH
AND
DEMUX
Tx DATA
CLKIN1
CLOCK
GENERATION
BLOCK
DAC CLOCK
PLL
CLKIN2
03604-0-070
APPLICATIONS
Broadband access
Broadband LAN
Communications (modems)
AD9863
Figure 1.
GENERAL DESCRIPTION
The AD9863 is a member of the MxFE family—a group of
integrated converters for the communications market. The
AD9863 integrates dual 12-bit analog-to-digital converters
(ADC) and dual 12-bit digital-to-analog converters (TxDAC®).
The AD9863 ADCs are optimized for ADC sampling of 50 MSPS
and less. The dual TxDACs operate at speeds up to 200 MHz
and include a bypassable 2× or 4× interpolation filter. The
AD9863 is optimized for high performance, low power, and
small form factor to provide a cost-effective solution for the
broadband communications market.
The AD9863 uses a single input clock pin (CLKIN) or two
independent clocks for the Tx path and the Rx path. The ADC
and TxDAC clocks are generated within a timing generation
block that provides user programmable options such as divide
circuits, PLL multipliers, and switches.
A flexible, bidirectional 24-bit I/O bus accommodates a variety
of custom digital back ends or open market DSPs.
In half-duplex systems, the interface supports 24-bit parallel
transfers or 12-bit interleaved transfers. In full-duplex systems,
the interface supports a 12-bit interleaved ADC bus and a
12-bit interleaved TxDAC bus. The flexible I/O bus reduces pin
count, also reducing the required package size on the AD9863
and the device to which it connects.
The AD9863 can use either mode pins or a serial programma-
ble interface (SPI) to configure the interface bus, operate the
ADC in a low power mode, configure the TxDAC interpolation
rate, and control ADC and TxDAC power-down. The SPI
provides more programmable options for both the TxDAC path
(for example, coarse and fine gain control and offset control for
channel matching) and the ADC path (for example, the internal
duty cycle stabilizer and twos complement data format).
The AD9863 is packaged in a 64-lead LFCSP (low profile, fine
pitched, chip scale package). The 64-lead LFCSP footprint is
only 9 mm × 9 mm and is less than 0.9 mm high, fitting into
such tightly spaced applications as PCMCIA cards.
Rev. B
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2003–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
AD9863* PRODUCT PAGE QUICK LINKS
Last Content Update: 06/30/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
REFERENCE MATERIALS
Informational
• Advantiv™ Advanced TV Solutions
Technical Articles
•
MS-2210: Designing Power Supplies for High Speed ADC
EVALUATION KITS
•
AD-DAC-FMC-ADP
•
AD9861/AD9863 Evaluation Tools
DESIGN RESOURCES
DOCUMENTATION
Application Notes
•
AN-808: Multicarrier CDMA2000 Feasibility
•
AN-851: A WiMax Double Downconversion IF Sampling
Receiver Design
•
AN-928: Understanding High Speed DAC Testing and
Evaluation
Data Sheet
• AD9863 12-Bit Mixed-Signal Front-End (MxFE™) Baseband
Transceiver For Broadband Applications Data Sheet
•
AD9863 Material Declaration
•
PCN-PDN Information
•
Quality And Reliability
•
Symbols and Footprints
DISCUSSIONS
View all AD9863 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TOOLS AND SIMULATIONS
•
AD9863 IBIS Models
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
AD9863
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Revision History ........................................................................... 2
Tx Path Specifications ...................................................................... 3
Rx Path Specifications ...................................................................... 4
Power Specifications ......................................................................... 5
Digital Specifications........................................................................ 5
Timing Specifications....................................................................... 6
Absolute Maximum Ratings ............................................................ 7
Thermal Resistance ...................................................................... 7
ESD Caution .................................................................................. 7
Data Sheet
Pin Configuration and Function Descriptions..............................8
Typical Performance Characteristics ........................................... 10
Terminology .................................................................................... 17
Theory of Operation ...................................................................... 18
System Block ............................................................................... 18
Rx Path Block .............................................................................. 18
Tx Path Block .............................................................................. 20
Digital Block................................................................................ 23
Programmable Registers............................................................ 33
Clock Distribution Block .......................................................... 36
Outline Dimensions ....................................................................... 40
Ordering Guide .......................................................................... 40
REVISION HISTORY
4/2017—Rev. A to Rev. B
Changes to Figure 3 and Table 8 ..................................................... 8
Updated Outline Dimensions ....................................................... 42
Changes to Ordering Guide .......................................................... 42
4/2005—Rev. 0 to Rev. A
Changes to Ordering Guide .......................................................... 40
11/2003—Revision 0: Initial Version
Rev. B | Page 2 of 40
Data Sheet
Tx PATH SPECIFICATIONS
AD9863
FDAC = 200 MSPS; 4× interpolation; RSET = 4.02 kΩ; differential load resistance of 100 Ω
1
; TxPGA = 20 dB; AVDD = DVDD = 3.3 V,
unless otherwise noted.
Table 1.
Parameter
Tx PATH GENERAL
Resolution
Maximum DAC Update Rate
Maximum Full-Scale Output Current
Full-Scale Error
Gain Mismatch Error
Offset Mismatch Error
Reference Voltage
Output Capacitance
Phase Noise (1 kHz Offset, 6 MHz Tone)
Output Voltage Compliance Range
TxPGA Gain Range
TxPGA Step Size
Tx PATH DYNAMIC PERFORMANCE
(I
OUTFS
= 20 mA; F
OUT
= 1 MHz)
SNR
SINAD
THD
SFDR, Wide Band (DC to Nyquist)
SFDR, Narrow Band (1 MHz Window)
1
Temp
Full
Full
Full
Full
25°C
Full
Full
Full
25°C
Full
Full
Full
Test Level
IV
IV
IV
V
IV
IV
V
V
V
IV
V
V
Min
Typ
12
Max
Unit
Bits
MHz
mA
200
20
1%
−3.5
−0.1
1.23
5
−115
−1.0
20
0.10
+1.0
+3.5
+0.1
% FS
% FS
V
pF
dBc/Hz
V
dB
dB
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
70.8
64.3
68.5
72.8
71.6
71
−79
77
81
−66.3
dB
dB
dBc
dBc
dBc
See Figure 2 for description of the TxDAC termination scheme.
TxDAC
50
50
03604-0-071
Figure 2. Diagram Showing Termination of 100 Ω Differential
Load for Some TxDAC Measurements
Rev. B | Page 3 of 40
AD9863
RX PATH SPECIFICATIONS
F
ADC
= 50 MSPS; internal reference; differential analog inputs, ADC_AVDD = DVDD = 3.3 V, unless otherwise noted.
Table 2.
Parameter
Rx PATH GENERAL
Resolution
Maximum ADC Sample Rate
Gain Mismatch Error
Offset Mismatch Error
Reference Voltage
Reference Voltage (REFT–REFB) Error
Input Resistance (Differential)
Input Capacitance
Input Bandwidth
Differential Analog Input Voltage Range
Rx PATH DC ACCURACY
Integral Nonlinearity (INL)
Differential Nonlinearity (DNL)
Aperture Delay
Aperture Uncertainty (Jitter)
Input Referred Noise
AD9863 Rx PATH DYNAMIC PERFORMANCE
(V
IN
= –0.5 dBFS; F
IN
= 10 MHz)
SNR
SINAD
THD (Second to Ninth Harmonics)
SFDR, Wide Band (DC to Nyquist)
Crosstalk Between ADC Inputs
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
25°C
25°C
25°C
25°C
25°C
Test Level
V
IV
V
V
V
IV
V
V
V
V
V
V
V
V
V
Min
Typ
12
50
±0.2
±0.1
1.0
±6
2
5
30
2
±0.75
±0.75
2.0
1.2
250
Max
Data Sheet
Unit
Bits
MSPS
% FS
% FS
V
mV
kΩ
pF
MHz
V p-p differential
LSB
LSB
ns
ps rms
µV
−30
+30
Full
Full
Full
Full
Full
V
V
IV
IV
V
68.3
67
65.5
−73
74
80
−66.6
dBc
dBc
dBc
dBc
dB
Rev. B | Page 4 of 40
京公网安备 11010802033920号
EEWORLD
