VE-26T-IW-S datasheet, PDF - EEWORLD Datasheet

VE-26T-IW-S: DescriptionIsolated DC/DC Converters 300 Vin, 6.5 Vout, 100 W, I Product Grade; CategoryPower/power management The power supply circuit; File Size691KB，8 Pages; ManufacturerVICOR; Websitehttp://www.vicorpower.com/; Environmental Compliance

Download Datasheet Parametric View All

VE-26T-IW-S Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	VE-26T-IW-S	-	-	View	Buy Now

Isolated DC/DC Converters 300 Vin, 6.5 Vout, 100 W, I Product Grade

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	400 V
Minimum input voltage	200 V
Nominal input voltage	300 V
JESD-30 code	R-XDMA-P9
JESD-609 code	e3
Maximum load regulation	0.2%
Number of functions	1
Output times	1
Number of terminals	9
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output voltage	7.15 V
Minimum output voltage	3.25 V
Nominal output voltage	6.5 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal surface	MATTE TIN OVER NICKEL
Terminal form	PIN/PEG
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum total power output	100 W
Fine-tuning/adjustable output	YES
Base Number Matches	1

KEYENCE Fiber Optic Sensor Disassembly: [i=s]This post was last edited by littleshrimp on 2022-10-23 09:34[/i]What we are going to disassemble this time is a set of Keyence fiber optic sensor combination, which includes a FS-V1 with a scree...; littleshrimp Sensor

FPGA Simplified Design Method Case 4 [12401003385]: [b][font=宋体]Classic cases of minimalist design method[/font]4[/b][align=left] [/align][align=left][font=宋体]Case[/font]4.When receiving en=1, dout generates a high level pulse of 2 clock cycles after 1...; guyu_1 FPGA/CPLD

11 classic software filtering algorithms and their waveform effects (with C language program): Classic software data filtering algorithm (C language program attached on the back page) Note: (the red lines in the image are all filtered) 1. Limiting filtering method (also known as program judgmen...; bqgup Innovation Lab

DSP28335 burning program, besides CCS software, is there any third-party program download software tool? ?: DSP28335 burning program, besides CCS software, is there any third-party program download software tool? ? You can use our uniflashhttps://processors.wiki.ti.com/index.php/Category:CCS_UniFlash. There...; fish001 DSP and ARM Processors

What do the front-line people think: In 2022, the local IC industry will face a "big test": In the report of the New Year's interview with Shi Fangmin, founder and CEO of Gutai Micro , the situation of the semiconductor industry in 2022 was discussed. The excerpt is as follows. I heard that ...; nmg Domestic Chip Exchange

【Awarded】Rewarded Survey——We want you! What does a good reference design website look like?: Award post: Winners list: Prize survey - We want you! What does a good reference design website look like?More exciting gift activities Award-winning live broadcast: Keysight Technologies 100G/400G op...; EEWORLD社区 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components