EEWORLDEEWORLDEEWORLD

Part Number

Search

WJ15EDGK-3.5-5P

Description
Type: Plug pitch: 0.138" (3.50mm) Number of pins per level: 5 Number of levels: 1 Number of poles: 5
CategoryThe connector    Plug type terminal   
File Size399KB,1 Pages
ManufacturerNingbo Kangnex Electric Co., Ltd.
Websitehttp://www.kangnex.com/
Ningbo Conex Electric Co., Ltd. was founded in 2014. It is an electronic component enterprise integrating new product development, large-scale production and branded sales. It is a professional manufacturer of connectors and terminal blocks. In the process of many years of development, the company has established a series of departments such as R&D center, mold center, automatic tapping, hardware processing, automatic assembly, computerized operation, etc., and has passed ISO9001 quality management system certification and ISO14001 environmental management system certification, laying a solid foundation for the company's standardization.
Download Datasheet Parametric View All

WJ15EDGK-3.5-5P Overview

Type: Plug pitch: 0.138" (3.50mm) Number of pins per level: 5 Number of levels: 1 Number of poles: 5

WJ15EDGK-3.5-5P Parametric

Parameter NameAttribute value
typeplug
spacing0.138"(3.50mm)
Number of pins per level5
Needle seat direction-
Number of levels1
Number of poles5

WJ15EDGK-3.5-5P Preview

Download Datasheet
WJ15EDGK-3.5
[Qinheng RISC-V core CH582] BUG serial port can only receive up to 8 bytes at a time
Recently, I used the serial port to receive data from the serial screen, but I can only receive 8 bytes at a time: The serial port is configured as usual:GPIOB_SetBits( GPIO_Pin_7);GPIOB_ModeCfg( GPIO...
lugl4313820 Domestic Chip Exchange
Open Source & Group Purchase: RCSN's Wireless Multi-channel Serial Port Tool is here~
Before the National Day, the wireless serial port tool produced by @RCSN is here . This tool originated from RCSN's business trip last year. A lot of serial port communication or debugging was needed ...
EEWORLD社区 DIY/Open Source Hardware
How to Learn FPGA
I saw a relatively comprehensive and classic FPGA learning route on the Internet and couldn’t help but repost it. The original source and the original author’s blog are detailed at the end of the arti...
aerobotics FPGA/CPLD
Op amp offset voltage and single or dual power supply issues?
Some data say that most op amps can be powered by either single or dual power supplies, except for those that can only be powered by dual power supplies unless otherwise specified.This is the "offset ...
bigbat Analog electronics
How to filter out 50HZ power frequency interference introduced by active filtering
I need to amplify a sine wave signal of about 1mV to collect its frequency. I use AD620+active bandpass filter+OP07 amplification for signal acquisition. At present, after the second-level active filt...
天天1 Analog electronics
Is it the inverter or the integrator circuit?
As shown The input Uin of the op amp is obtained from the -380VDC bus through resistor voltage division to obtain -3.5VDC Is the op amp in the figure a simple inverting 1:1 amplifier circuit, or is it...
shaorc Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号