EEWORLDEEWORLDEEWORLD

Part Number

Search

DL4733AT/R7

Description
Zener Diode, 5.1V V(Z), 5%, 1W,
CategoryDiscrete semiconductor    diode   
File Size99KB,4 Pages
ManufacturerPANJIT
Websitehttp://www.panjit.com.tw/
Environmental Compliance

PANJIT is a global IDM that offers a broad product portfolio including MOSFETs, Schottky diodes, SiC devices, bipolar junction transistors and bridges. The company aims to meet the needs of customers in various applications such as automotive, power, industrial, computing, consumer and communications. Their vision is to power the world with reliable quality, energy-efficient and efficient products, bringing a greener and smarter future to people. The company's core values ​​include innovation, responsibility, customer-centricity, learning and growth, mutual trust and collaboration.

Download Datasheet Parametric View All

DL4733AT/R7 Overview

Zener Diode, 5.1V V(Z), 5%, 1W,

DL4733AT/R7 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
ECCN codeEAR99
ConfigurationSINGLE
Diode typeZENER DIODE
Maximum dynamic impedance7 Ω
Number of components1
Maximum operating temperature200 °C
Maximum power dissipation1 W
Nominal reference voltage5.1 V
surface mountYES
Maximum voltage tolerance5%
Working test current49 mA
Base Number Matches1

DL4733AT/R7 Preview

Download Datasheet
DATA SHEET
DL4728A~DL4764A
SURFACE MOUNT ZENER DIODES
VOLTAGE
FEATURES
• Low profile package
• Built-in strain relief
• Low inductance
In compliance with EU RoHS 2002/95/EC directives
.102(2.6)DIA.
3.3 to 100 Volts
POWER
1.0 Watts
MELF/DL-41
Unit : inch (mm)
MECHANICALDATA
• Case: Molded Glass MELF / DL-41
• Terminals: Solderable per MIL-STD-750, Method 2026
• Polarity: See Diagram Below
• Approx. Weight: 0.16 grams
• Mounting Position: Any
• Packing information
T/R - 5K per 13" paper Reel
.020(0.5)
.012(0.3)
.216(5.5)
.201(5.1)
.020(0.5)
.012(0.3)
MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS
Ratings at 25°C ambient temperature unless otherwise specified.
P ar m et r
a
e
P ow erD i si aton atTam b = 25
s p i
Juncton Tem per t r
i
aue
S t r ge Tem per t r R ange
oa
aue
O
S ym bol
Val e
u
1*
200
- 5 t + 200
6 o
C
P
TO T
T
J
T
STG
.110(2.8)
O
O
U nis
t
W
C
C
* ald pr vi ed t atl ads ata di t nce of10m m fom case ar keptatam bi ntt m per t r .
V i o d
h e
sa
r
e
e e
aue
P ar m et r
a
e
Ther alR esi t nce Juncton t A m bi ntA i
m
sa
i o
e
r
For ar Volage atI = 200m A
w d
t
F
S ym bol
Mi.
n
-
-
-
-
Typ.
M ax.
170*
1.
2
U nis
t
K/
W
V
Rt A
h
VF
-
-
-
-
* ald pr vi ed t atl ads ata di t nce of10m m fom case ar keptatam bi ntt m per t r .
V i o d
h e
sa
r
e
e e
aue
Notes.
STANDARD VOLTAGE TOLERANCE IS + 5% AND :
SUFFIX “ A” FOR +
5%
SUFFIX “ B” FOR + 2%
SUFFIX “ C” FOR +
3%
PAGE . 1
STAD-JUN.03.2004
How to encapsulate GPIO into nodes.
[color=#ff0000]A: How can I encapsulate a GPIO into a node of /sys/device/platform/rst. [/color] [color=#000000]B: Does it have to be in this directory /sys/device/platform/? Is there a way to only pu...
明远智睿Lan Industrial Control Electronics
[RVB2601 Creative Application Development] Simulating UART 3 to implement FIFO reception
The hardware serial port has a FIFO function, so the received data will be put into the buffer. Since the GPIO simulation has no buffer, I "copied" a FIFO work myself. fifi.c /**************FIFO Begin...
lugl4313820 XuanTie RISC-V Activity Zone
Please God save the child
Please help me, big guys. I beg you. 1. Based on the principle of the narrow pulse frequency discrimination circuit, design a practical frequency discrimination circuit, in which the monostable trigge...
无意lll Analog electronics
[AT-START-F403A Review] Part 2 F403 waveform output test and maximum frequency test
Clock waveform output test Like STM32 , the PA.8 pin of STM32 has the MCO function , which has a multiplexing function - clock output (MCO) , which can output the internal clock of STM32 through PA.8 ...
常见泽1 Domestic Chip Exchange
EEWORLD University ---- Xilinx Zynq FPGA Video Tutorial
Xilinx Zynq FPGA video tutorial : https://training.eeworld.com.cn/course/4634This tutorial explains FPGA basics, SOC introduction, DMA and VDMA, Linux, HLS image and PCIESuitable for the following app...
老白菜 FPGA/CPLD
[AT-START-F403A Evaluation] Part 5 - FreeRTOS system based on IAR environment security library (sLib) function evaluation
[i=s]This post was last edited by uuxz99 on 2020-10-19 11:01[/i][ AT-START-F403A Evaluation] Part 5 - FreeRTOS system based on IAR environment security library (sLib) function evaluationThis time, the...
uuxz99 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号