EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

BZX84C3V0TS

Description
Zener diode
CategoryDiscrete semiconductor   
File Size365KB,2 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet View All

BZX84C3V0TS Overview

Zener diode

Features

Product Name: Zener Diode


Product model: BZX84C3V0TS


product features:


Planar Die Construction


200mW Power Dissipation


Zener Voltages from 2.4V - 39V


Three isolated diode elements in single Ultra-Small Surface Mount Package




Product parameters:


Pd power dissipation: 200mW


Vz stable voltage: Nom=3V Min=2.8V Max=3.2V


Zzt breakdown impedance: 95Ω


Zzk breakdown impedance: 600Ω


IR reverse current: 10uA


Vf forward voltage drop: 0.9V



Package: SOT-363

[RVB2601 Creative Application Development] LVGL Display Library Test
[i=s]This post was last edited by leekuip on 2022-7-7 23:49[/i]I haven't used the LVGL library before, but after trying it out, I find it very convenient to use. Use CDK to directly pull the LCD displ...
leekuip XuanTie RISC-V Activity Zone
Weekly highlights: 2018.7.9-7.15
[size=4]Hi, everyone~~ It's a new week again, let's take a look at our review of last week~[/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4][url=home.php?mod=s...
okhxyyo Talking
GD32F3 Advanced Development Tutorial——Based on GD32F303ZET6 Data Package
I just saw a GD32 book online. This is the data package of the book, GD32F3 Apple Pie Data PackageThere are requirements for the file size of attachments. I selected a few to upload. Other students in...
sugarh GD32 MCU
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] ATLINK driver cannot be installed
The environment is set up, but the driver cannot be installed. I don't know if it's because I installed an old version of ATLINK before, but I can't figure it out.Manual installation also failed, inst...
常见泽1 RF/Wirelessly
Circuit-level electrostatic protection design techniques and ESD protection methods
The research on electrostatic discharge (ESD) theory is quite mature. In order to simulate and analyze electrostatic events, many electrostatic discharge models have been designed by predecessors. Com...
okhxyyo PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号