EEWORLDEEWORLDEEWORLD

Part Number

Search

BZX84B39

Description
Zener diode
CategoryDiscrete semiconductor   
File Size2MB,2 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet View All

BZX84B39 Overview

Zener diode

Features

Product Name: Zener Diode


Product model: BZX84B39


product features:


Planar Die Construction


350mW Power Dissipation


Zener Voltages from 2.4V - 39V


Ultra-Small Surface Mount Package Power dissipation




Product parameters:


Pd power dissipation: 300mW


Vz stable voltage: Nom=39V Min=38.22V Max=39.78 V


Zzt breakdown impedance: 130Ω


Zzk breakdown impedance: 350Ω


IR reverse current: 0.1uA


Vf forward voltage drop: 0.9V


Package: SOT-23

BZX84B39 Preview

Download Datasheet
JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD
SOT-23 Plastic-Encapsulate D
iodes
BZX84B2V4-BZX84B39
SOT-23
ZENER
DIODES
FEATURES
Planar Die Construction
350mW Power Dissipation
Zener Voltages from 2.4V - 39V
Ultra-Small Surface Mount Package Power dissipation
Maximum Ratings
(T
a
=25℃ unless otherwise specified
)
Characteristic
Forward Voltage (Note 2)
Power Dissipation(Note 1)
Thermal Resistance, Junction to Ambient Air
Operating and Storage Temperature Range
@ I
F
= 10mA
Symbol
V
F
P
d
R
θJA
T
j
,T
STG
Value
0.9
300
417
-65~ +150
Unit
V
mW
/ W
A,Dec,2011
【AT-START-F425 Review】Review Summary
【AT-START-F425 Review】RT_Thread Studio Project Construction, Unboxing Pictures - Domestic Chip Exchange - Electronic Engineering World - Forum (eeworld.com.cn) 【AT-START-F425 Review】SPI driven LCD scr...
lugl4313820 Domestic Chip Exchange
gcc linaro cross-compilation tool download address
gcc linaro cross-compilation tool download address https://releases.linaro.org/components/toolchain/binaries/...
dql2016 Embedded System
Help: RSL10 RAM can only use 24KB, why can't the remaining 6x8KB be used? - Problem Solved
[i=s]This post was last edited by xujinxi on 2021-7-8 19:24[/i]The RSL10 specification states that there are 3x8KB + 6x8KB + 2x8KB. The first 3x8KB + 6x8KB should be available for M3. Why can only 24K...
xujinxi onsemi and Avnet IoT Innovation Design Competition
Synopsys IP Resources: A look at the complete Ethernet PHY IP for high-performance computing SoCs
As system demands increase, hyperscale data centers need to scale. For server-to-server communications required by hyperscale data centers, Ethernet has become the preferred network protocol because i...
arui1999 Integrated technical exchanges
What is Common Mode Rejection Ratio (CMRR)
CMRR (Common Mode Rejection Ratio) Common Mode Rejection Ratio.  In electronics , the common mode rejection ratio (CMRR) of a differential amplifier (or other device) is a metric that quantifies the d...
Jacktang Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号