BZQ5230B datasheet, PDF - EEWORLD Datasheet

BZQ5230B: Description4.7 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE; CategoryDiscrete semiconductor diode; File Size93KB，4 Pages; ManufacturerPANJIT; Websitehttp://www.panjit.com.tw/; Environmental Compliance; PANJIT is a global IDM that offers a broad product portfolio including MOSFETs, Schottky diodes, SiC devices, bipolar junction transistors and bridges. The company aims to meet the needs of customers in various applications such as automotive, power, industrial, computing, consumer and communications. Their vision is to power the world with reliable quality, energy-efficient and efficient products, bringing a greener and smarter future to people. The company's core values include innovation, responsibility, customer-centricity, learning and growth, mutual trust and collaboration.

Download Datasheet Parametric View All

BZQ5230B Overview

4.7 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	MELF
package instruction	O-LELF-R2
Contacts	2
Reach Compliance Code	compli
ECCN code	EAR99
Shell connection	ISOLATED
Configuration	SINGLE
Diode component materials	SILICON
Diode type	ZENER DIODE
Maximum dynamic impedance	19 Ω
JESD-30 code	O-LELF-R2
Number of components	1
Number of terminals	2
Maximum operating temperature	175 °C
Package body material	GLASS
Package shape	ROUND
Package form	LONG FORM
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
polarity	UNIDIRECTIONAL
Maximum power dissipation	0.5 W
Nominal reference voltage	4.7 V
surface mount	YES
technology	ZENER
Terminal form	WRAP AROUND
Terminal location	END
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum voltage tolerance	5%
Working test current	20 mA
Base Number Matches	1

Shortlist | 2020-2021 ON Semiconductor and Avnet IoT Creative Design Competition: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Creative Design CompetitionThank you very much for your support of this competition!The finalists were selected by ON Semiconductor, Avne...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx EE_FPGA Learning Park

CSM Code Security Module FAQ: Naming convention -- CSM: Code Security Module Code Security Module -- ECSL: Emulation Code Security Logic Emulation Code Security LogicFrequently asked questions Q: What happens when the CSM automati...; Jacktang Microcontroller MCU

FPGA implementation of DVI output image selection interception.pdf: FPGA implementation of DVI output image selection interception.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Weekly highlights: 2018.11.12-2018.11.18: [size=4]Another week has passed, time flies by so fast. Let's take a look at the highlights of the past week! [/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4]...; okhxyyo Talking

Popular Components