EEWORLDEEWORLDEEWORLD

Part Number

Search

AME8501AEEVDA22

Description
UProcessor Supervisory
File Size229KB,14 Pages
ManufacturerAnalogMicroElectronics,Inc.(AME)
AMT was founded in Taiwan in November 2000 and merged into AMT Microelectronics, Inc., a US company located in Silicon Valley, California, USA. Its stock was officially listed for public trading in March 2004.
Download Datasheet View All

AME8501AEEVDA22 Overview

UProcessor Supervisory

AME8501AEEVDA22 Preview

Download Datasheet
AME, Inc.
AME8500 / 8501
µ
Processor Supervisory
n
General Description
The AME8500 family allows the user to customize the
CPU reset function without any external components.
The user has a large choice of reset voltage thresholds,
reset time intervals, and output driver configurations, all
of which are preset at the factory. Each wafer is trimmed
to the customer's specifications.
These circuits monitor the power supply voltage of
µP
based systems. When the power supply voltage drops
below the voltage threshold a reset is asserted immedi-
ately (within an interval T
D1
). The reset remains asserted
after the supply voltage rises above the voltage threshold
for a time interval, T
D2
. The reset output may be either
active high (RESET) or active low (RESETB). The reset
output may be configured as either push/pull or open
drain. The state of the reset output is guaranteed to be
correct for supply voltages greater than 1V.
The AME8501 includes all the above functionality plus
an overtemperature shutdown function. When the ambi-
ent temperature exceeds 80
o
C a reset is asserted and
remains asserted until the temperature falls below 60
o
C.
Space saving SOT23 packages and micropower qui-
escent current (<3.0µA) make this family a natural for
portable battery powered equipment.
n
Typical Operating Circuit
2
V
CC
*
V
CC
AME8500
RESET / RESET
GND
Processor
RESET
Input
GND
3
Note: * External pull-up resistor is required if open-
drain output is used. 10 kΩ is recommended.
n
Block Diagram
AME8500 with Push-Pull RESET
V
DD
R1
I1
P1
Delay
n
Features
l
Small packages: SOT-23, SOT-89
l
11 voltage threshold options
l
Tight voltage threshold tolerance ---±1.50%
l
5 reset interval options
l
4 output configuration options
l
Wide temperature range -------- -40
o
C to 85
o
C
l
Low temperature coefficient --- 100ppm/
o
C
(max)
l
Low quiescent current < 3.0µA
l
Thermal shutdown option (AME8501)
V
DD
GND
RESET
N1
R2
V
REF
AME8500 with Push-Pull RESET
n
Applications
l
l
l
l
l
l
Portable electronics
Power supplies
Computer peripherals
Data acquisition systems
Applications using CPUs
Consumer electronics
R1
I1
P1
Delay
RESET
N1
R2
GND
V
REF
1
New driver MM32F103 test (Part 3) UART+ADC
[i=s] This post was last edited by lising on 2018-10-31 18:18 [/i] This experiment uses the ADC peripheral of MM32F103C8T6 to collect the internal temperature of the chip, and sends it to the PC throu...
lising Motor Drive Control(Motor Control)
TMS320F28027F for power stage control
The TIDA-01168 reference design is a four-phase, bidirectional DC/DC converter development platform for 12V/48V automotive systems. This system uses two LM5170-Q1 current controllers and a TMS320F2802...
Jacktang Microcontroller MCU
Can anyone who knows about TSIP give me some advice?
I am going to make an audio processing board based on TSIP recently. The FPGA part is used as the processing module after AD comes in, and then it is handed over to the DSP end for audio processing th...
CHu_anZi FPGA/CPLD
If anyone has photos of bulging lithium polymer batteries, please post them here.
Today I saw two posts about lithium-ion battery bulging: 1、https://en.eeworld.com/bbs/thread-1129504-1-1.html 2、https://en.eeworld.com/bbs/forum.php?mod=viewthreadtid=1157685page=1#pid3044470I recalle...
MianQi Power technology
Adjust the brightness of the LED provided by Zigbee
#include ioCC2530.h //Include header file. Generally, no modification is required. The header file contains the definition of special function registers. #define uint unsigned int #define uchar unsign...
Aguilera RF/Wirelessly
FPGA Design Flow
The FPGA design process is as follows:1. Design conception;2. Code writing;3. Compilation;4. Timing analysis;5. Simulation;6. Board verification.Design conception is the most important, while code wri...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号