2SA1774S datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> 2SA1774S

2SA1774S: DescriptionTransistor; CategoryDiscrete semiconductor The transistor; File Size87KB，2 Pages; ManufacturerJCET; Websitehttp://www.cj-elec.com/; Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

Download Datasheet Parametric View All

2SA1774S Overview

Transistor

2SA1774S Parametric

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	unknow
Maximum collector current (IC)	0.15 A
Configuration	Single
Minimum DC current gain (hFE)	270
Maximum operating temperature	150 °C
Polarity/channel type	PNP
Maximum power dissipation(Abs)	0.15 W
surface mount	YES
Base Number Matches	1

2SA1774S Preview

Download Datasheet

View All

JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD

SOT-523 Plastic-Encapsulate Transistors

SOT-523

2SA1774

FEATURES

Power dissipation

TRANSISTOR (PNP)

BASE

EMITTER

COLLECTOR

: 0.15

W (Tamb=25℃)

Collector current

: -0.15

Collector-base voltage

(BR)CBO

: -60

Operating and storage junction temperature range

, T

stg

: -55℃ to +150℃

ELECTRICAL CHARACTERISTICS (Tamb=25℃

Parameter

Collector-base breakdown voltage

Collector-emitter breakdown voltage

Emitter-base breakdown voltage

Collector cut-off current

Emitter cut-off current

DC current gain

Collector-emitter saturation voltage

Transition frequency

Collector output capacitance

Symbol

(BR)CBO

(BR)CEO

(BR)EBO

CBO

EBO

FE(1)

CE(sat)

unless otherwise specified)

Test

conditions

MIN

TYP

MAX

UNIT

Ic=-

µA,

Ic=-

mA, I

µA,

V, I

mA, I

V, I

mA, f=30MHz

V, I

=0, f=

MHz

-60

-50

-7

-0.1

120

560

-0.5

140

µA

MHz

CLASSIFICATION OF h

FE(1)

Rank

Range

Marking

120-270

180-390

270-560

Recommended Resources

Low loss instrumentation amplifier

High performance DC power amplifier drive circuit AP500A-03

Light load power saver for asynchronous motors

Rechargeable flashlight circuit one (1)

△Connection method Motor zero sequence voltage relay phase failure protection circuit

845E computer motherboard circuit diagram_25

【Recruitment】Shenzhen-Two-hour work-Basic MSP430 knowledge: [i=s]This post was last edited by kostasep on 2021-11-5 17:20[/i]I am looking for an engineer with knowledge of burning firmware on msp430 mcu. He will burn the firmware on the pcb and send me photos....; kostasep Recruitment

EEWORLD University Hall ---- Principles of Automatic Control Xie Hongwei National University of Defense Technology: Principles of Automatic Control Xie Hongwei National University of Defense Technology : https://training.eeworld.com.cn/course/5327The course of automatic control principles at the National University...; 抛砖引玉 Industrial Control Electronics

Over 200 CircuitPython Libraries: The CircuitPython community has reached a major milestone! There are now over 200 CircuitPython libraries!CircuitPython libraries are files designed to be used with CircuitPython code, and some librar...; dcexpert MicroPython Open Source section

Does anyone know a comparison table of shortwave antenna elevation height and propagation distance?: The main ones are dipole antenna and inverted V antenna. The inverted V antenna also has an angle parameter that can be indicated. Please provide a solution and give questions to experts....; yanwi RF/Wirelessly

Highlight Review丨What hard-core technologies did ADI showcase at IMS 2019? Come and find out~: Original video link: https://ez.analog.com/cn/other/f/forum/114083/ims-2019-adi The American Microwave Technology Show ( IMS) is known as the world's largest gathering place for RF and microwave profe...; 电路艺术 Analog electronics

Google Protobuf 库: Key features of Google Protobuf implementation in MicroPython 1.17+ :KISS and ideomatic code base Embedded code (including automatically generated) should be as small and fast as possible Pure Python ...; dcexpert MicroPython Open Source section

Popular Components