OPA37FJ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> OPA37FJ

OPA37FJ: Part NumberOPA37FJ; CategoryAnalog mixed-signal IC Amplifier circuit; File Size8572.58，15 Pages; ManufacturerBurr-Brown; Websitehttp://www.burr-brown.com/

Alternative parts

Part Number	Manufacturer	Description
OP37BIFJ	Rochester Electronics LLC	OP-AMP, 140uV OFFSET-MAX, 63MHz BAND WIDTH, MBCY8, TO-99, 8 PIN
OP-37FJ	Linear Technology	Operational Amplifier, 1 Func, 140uV Offset-Max, BIPolar, MBCY8, TO-99, 8 PIN
OP37FJ	Linear Technology	OP-AMP, 63MHz BAND WIDTH, MBCY8, HERMETIC SEALED, TO-99, 8 PIN
ASOP-37FJ	Calogic Inc	Operational Amplifier, 1 Func, 140uV Offset-Max, MBCY8, TO-99, 8 PIN

OPA37FJ Overview

OPA37FJ amplifier basic information:

OPA37FJ is an OPERATIONAL AMPLIFIER. Commonly used packaging methods are TO-99, 8 PIN

OPA37FJ amplifier core information:

The minimum operating temperature of the OPA37FJ is -25 °C and the maximum operating temperature is 85 °C. Its peak reflow temperature is NOT SPECIFIED Its maximum bias current at 25°C is: 0.055 µA Its maximum average bias current is 0.095 µA

How to simply check the efficiency of an amplifier? Looking at its slew rate, the OPA37FJ has a nominal slew rate of 11.9 V/us. The maximum slew rate of the OPA37FJ given by the manufacturer is 4.7 mA, while the minimum slew rate is 11 V/us. Its minimum voltage gain is 707945.8. When the op amp is used in closed loop, at a certain closed-loop gain (usually 1 or 2, 10, etc.), the frequency when the OPA37FJ gain becomes 0.707 times the low-frequency gain is 63000 kHz.

The nominal supply voltage of the OPA37FJ is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of the OPA37FJ is 140 µV (input offset voltage: the compensation voltage added between the two input terminals to make the output terminal of the operational amplifier 0V (or close to 0V).)

Related dimensions of OPA37FJ:

OPA37FJ has 8 terminals. Its terminal position type is: BOTTOM.

OPA37FJ amplifier additional information:

OPA37FJ adopts the VOLTAGE-FEEDBACK architecture. It belongs to the low offset class of amplifiers. The frequency compensation status of OPA37FJ is: YES (AVCL>=5). Its temperature grade is: OTHER. OPA37FJ is not Rohs certified.

The corresponding JESD-30 code is: O-MBCY-W8. The corresponding JESD-609 code is: e0. The materials used in the OPA37FJ package are mostly METAL. And its package shape is ROUND. The OPA37FJ package pin format is: CYLINDRICAL.

Its terminal form is: WIRE.

Recommended Resources

AD524J type thermocouple cold junction compensation temperature measurement circuit

Semi-automatic double-cylinder washing machine circuit household appliance circuit

Production of digital adjustable voltage-stabilized power supply circuit

ECL to VMOS push-pull interface circuit

Simple phase sequence protection circuit

Sawtooth wave oscillator with adjustable frequency and amplitude

Should the filter capacitor and bleeder resistor in the circuit be placed before or after the anti-reverse polarity diode?: Should the filter capacitor and bleeder resistor in the circuit be placed before or after the anti-reverse polarity diode? What will happen if a capacitor of several μF is placed before the reverse-connection diode and the bleeder resistor is plac...; 小太阳yy Analog electronics

RSL10 printf cannot output floating point numbers after merging projects: After merging the sensor data reading project into other projects, I found that printf cannot print non-point numbers. Just check this option. Thanks for sharing your experience These small details can sometimes be really annoying. Tha...; dql2016 onsemi and Avnet IoT Innovation Design Competition

How to modify the code to match the fpga screen size: I want to call a FPGA camera and screen. The screen is 480*800. I have a code with a size of 480*272. How can I modify the code to display it correctly? How to modify the code to match the fpga screen size? Modifying the code to match the "scree...; JAMBO123 FPGA/CPLD

How to optimize the area of FPGA design: 1. When the speed requirement is not very high, we can design the pipeline in an iterative form to reuse the resources with the same FPGA function. 2. When the control logic is smaller than the shared logic, the control logic resources ca...; zxopenljx EE_FPGA Learning Park

"CMake Build Practice - Project Development Volume" Practice Sharing 3 - Add CMake support to MCU projects from scratch: background I am doing BSP development in a chip manufacturer. The company's project originally only supports Keil MDK AC6 compiler, and my boss asked me to add GCC compiler support. Currently, I have added the first version of CMake + GCC compil...; CoderX9527 Programming Basics

OPA37FJ Also View