Home > Other > Reset and JTAG interface circuit design diagram

Reset and JTAG interface circuit design diagram

Source: InternetPublisher:狂妄火龙果 Updated: 2020/12/26

The reset circuit is used to restart the module and initialize it. One end of the key switch SW1 is connected to ground, and the other end is connected to the RESET_N pin of the CC2530 chip. Press the key switch SW1 to manually reset the circuit.

The JTAG interface circuit is mainly used to connect the emulator to the PC to realize the download and debugging functions of the ZigBee node program. It can also supply power and reset the module by connecting to the power pin. In this design, pin 1 of the JTAG interface is connected to ground, and pin 2 is connected to VDD. Pin 3 is connected to the P2_2 pin of the CC2530 chip as the debugging clock signal pin, and pin 4 is connected to the P2_1 pin of the CC2530 chip as the debugging data pin to download the program to the CC2530 chip. Pin 7 is connected to the reset circuit to realize the reset function.

Reset and JTAG interface circuit design diagram

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号