3147 views|0 replies

1379

Posts

0

Resources
The OP
 

IIC Logic Selection Guide [Copy link]

Initially, the I2C bus was designed for the interaction of a small number of devices on a single board, such as tuning a radio or TV in a vehicle.
If the bus capacitance is set to the maximum value of 400PF, a suitable rise and fall time can be obtained to ensure
the integrity of the data signal and clock signal at the highest data transfer rate of 100Kbit/s. In order to meet the growing performance requirements of new ICs, by 1992, the I2C data
transfer rate had increased to 400Kbit/s. In the latest I2C specification released in 1998, the transfer rate has reached 3.4Mbit/s. So far,
all I2C devices can communicate through the same two-wire structure. The functional structure of the entire system has exceeded the imagination of designers.

2078.rar

575.76 KB, downloads: 22

This post is from FPGA/CPLD
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list