3459 views|0 replies

1148

Posts

0

Resources
The OP
 

XA9500XL: High-performance 3.3V CPLD automotive electronics XA series [Copy link]

XA9500XL: High-performance 3.3V CPLD automotive electronics XA series devices, using 0.35um CMOS process, AEC-Q100 device qualification, operating temperature -40 degrees to 85 degrees C and -40 degrees to 125 degrees C, system clock 100MHz (10ns), macro cells 36 to 144, available gates from 800 to 3200, registers from 36 to 144, optimal operating voltage 3.3V, 5V I/O tolerance accepts 5V, 3.3V and 2.5V signals, with in-system programming function, excellent pin locking and signal routing, its FastCONNECT? II switch array allows multiple design iterations without board spin, hysteresis on all user and boundary scan pin inputs to reduce input signal noise, all user pin inputs have bus hold circuits, IEEE standard 1149.1 boundary scan (JTAG) for in-system device testing, fast programming, individual output conversion rate control to reduce EMI generation, can be used in automotive electronics

956.pdf

61.06 KB, downloads: 4

This post is from FPGA/CPLD
 

Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list