3184 views|2 replies

38

Posts

0

Resources
The OP
 

I need guidance on the creation of circle_limit_table in RevPark_Circle_Limitation in ST FOC2.0! [Copy link]

First of all, Ud and Uq from the current loop may cause the voltage vector to be over-modulated. To prevent this from happening, ST has provided a calculation method with a clear physical meaning, which is to pull the vector back in proportion, as shown in the following figure: Then, in the specific implementation, the ST algorithm is as follows: Question: How is the circle_limit_table in the algorithm created? ? How is START_INDEX determined? ? [Note]: Below are two tables with modulation ratios of 0.89 and 0.91

Latest reply

Newbies in electronic design, come and learn and see how the masters think.  Details Published on 2023-8-17 08:29
 
 

20

Posts

0

Resources
2
 
提示: 作者被禁止或删除 内容自动屏蔽
 
 
 

195

Posts

0

Resources
3
 
Newbies in electronic design, come and learn and see how the masters think.
 
 
 

Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list