2212 views|0 replies

165

Posts

0

Resources
The OP
 

Understanding of SOPC [Copy link]

SOPC, also known as the so-called programmable system on chip, usually a system contains CPU, memory, DSP and some IO peripherals, etc., which are placed around FPGA, which greatly increases the area of the system and thus increases the cost of the system. SOPC technology is to put CPU, DSP, timer, IO module into FPGA, and embed NIOS II processor and some commonly used IP cores into it through SOPC builder provided by Quartus II. NIOS II processor is used as the host and other peripherals are used as slaves. The host and slave communicate and access each other through AVALON MM bus. Each peripheral has an address. NIOS II processor can operate the peripheral through this bus, but can only access one peripheral at a time. After the system hardware is built, Quartus II is used to synthesize it, place and route it, and constrain the timing of the hardware system. Then we use C language to program our hardware system through NIOS II eclipse, and run and debug it. Finally, burn the hardware and software files we designed into the configuration chip or FILASH of FPGA, and control the corresponding peripherals through the corresponding bus.
This post is from FPGA/CPLD
Personal signature想学FGPA,至芯科技 昭哥带你学,联系方式:15201114008
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list