The highest frequency of altera FPGA operation

全部都是泡馍

The highest frequency of altera FPGA operation [Copy link]

If we only consider the limitation of FPGA device performance on operating frequency (assuming that layout and routing delay are optimized to the maximum), then which parameter should be used to determine the highest operating frequency of Altera's FPGA? I have searched the device manual for a long time and only found the highest frequency of the clock CLK. Can this be used as the highest operating frequency of the FPGA device?

白丁

Can you get a higher clock frequency than the maximum PLL frequency?

milan91

Theoretically yes, but depending on the number of PLLs you use, it may be less than

a534499

Good stuff. For beginners, it is necessary to understand this. Only by mastering the basic knowledge can you go to the next level. I will come here often in the future.

用户名已占用

Good things to learn