The operator "===" or "!==" in Verilog cannot be synthesized

gjgd

The operator "===" or "!==" in Verilog cannot be synthesized [Copy link]

The operators "===" or "!==" in Verilog cannot be synthesized
, but what should I do if I cannot modify them to "==" or "!="?
I still want to synthesize successfully.