3980 views|1 replies

187

Posts

0

Resources
The OP
 

iMX6ULL small size 40*29mm core board - frame diagram, core board hardware design description, schematic diagram and many other materials are provided for you! [Copy link]

NXP i.MX6ULL extends the i.MX6 series. It is a high-performance, ultra-efficient, low-cost processor sub-series that uses the advanced ARM Cortex-A7 core and runs at up to 800MHz. The i.MX6ULL application processor includes an integrated power management module that reduces the complexity of external power supply and simplifies power-on timing. Target applications include: automotive telematics, IoT gateways, human-machine interfaces, home energy management systems, smart energy information concentrators, smart industrial control systems, electronic POS devices, portable medical devices, printers and 2D scanners, etc.


i.MX6ULL application processor block diagram
FETMX6ULL-C core board is developed and designed based on the NXP i.MX6ULL processor, using the low-power ARM Cortex-A7 architecture and running at up to 800MHz. It natively supports common interfaces such as 8-way UART, 2-way Ethernet, 2-way CAN bus, 2-way USB, LCD, etc. And adopts an ultra-small size design, the core board size is only 40*29mm, which is suitable for more volume-limited application scenarios.

FETMX6ULL-C core board Linux system power consumption measurement table
[attach] 604271 [/attach]

The FETMX6ULL-C core board has integrated the power supply, reset monitoring circuit, and storage circuit into a small module. The required external circuit is very simple. A minimum system only needs 5V power supply, reset button, and startup configuration to run, as shown in the figure below:
[attach] 604274 [/attach]
Design of the minimum system schematic diagram based on the FETMX6ULL-C core board
Note:

When the user designs the baseboard by himself, the serial port part circuit must be reserved for debugging;

when the user designs the baseboard by himself, the DIP switch part circuit must be reserved for program burning;

when the user designs the baseboard by himself, pay attention to the power-on sequence to prevent the latch effect from damaging the CPU (refer to 3.5.1 Baseboard power supply for specific design).

In general, it is recommended to connect some external devices, such as the debug serial port, except for the minimum system, otherwise the user cannot determine whether the system is started. After doing these, add the functions required by the user based on the default interface definition of the core board provided by Feiling. The pin definition of the iMX6ULL series core board can be obtained by contacting Feiling Embedded Customer Service.
Hardware Design Guide
1. Boot Configuration Method

i.MX6ULL has multiple burning and startup methods. After the system is powered on or reset, different burning and startup methods are selected by reading the status of the system startup configuration pin.

When users design the baseboard themselves, they must add this part of the circuit. For specific configuration methods, please refer to the development board baseboard schematic diagram and the Boot configuration section of this manual. At the same time, remind users that if you need to use both SD card burning and eMMC startup modes at the same time, you must add control of the LCD_DATA11 pin. Otherwise, you can fix the level of LCD_DATA11 as needed.

2. PMIC_ON_REQ drive capability problem

The GEN_5V and GEN_3.3V on the baseboard are obtained through the control of the PMIC_ON_REQ pin. The current driving capability of the PMIC_ON_REQ pin is too weak, and a voltage-controlled switching element needs to be used. The N-channel field effect transistor AO3416 is used in the development board. Please refer to the baseboard power supply circuit design.

3. Add pull resistors to the IIC bus

When users design the baseboard themselves, they need to pay attention to the IIC bus must add pull resistors, otherwise the IIC bus device may not be used. At present, the two IIC buses led out of the baseboard are pulled up to 3.3V through 1.5K resistors.

4. USB1-1 error occurs during debugging

When users use the USB interface, they need to connect USB_OTG1_VBUS and USB_OTG2_VBUS to 5V, otherwise an error will be reported. At present, the USB_OTG2_VBUS pin on the baseboard is connected to GEN_5V through a 0Ω resistor.

5. CAN circuit RX pin output level

The CAN transceiver chip currently used by the development board by default is TJA1040T. The RX end output level of this chip is 5V, while the level of this CPU pin is 3.3V. In order not to affect the 3.3V power supply inside the CPU, it is necessary to connect a resistor to the ground in series at the RX end of the chip to divide the voltage, and then connect it to the CPU. Please refer to the CAN part circuit.

6. Please leave the pins that are not used by the user floating.

Hope this helps!

image-20220507161536-3.png (34.64 KB, downloads: 0)

image-20220507161536-3.png

image-20220507161536-4.png (218.56 KB, downloads: 0)

image-20220507161536-4.png
This post is from ARM Technology

Latest reply

When designing and making a baseboard yourself, you must pay attention to the fact that the IIC bus must be equipped with a pull-up resistor. If you do not do it properly, the IIC bus device will indeed become unusable.   Details Published on 2022-5-9 08:11
 

6593

Posts

0

Resources
2
 

When designing and making a baseboard yourself, you must pay attention to the fact that the IIC bus must be equipped with a pull-up resistor. If you do not do it properly, the IIC bus device will indeed become unusable.

This post is from ARM Technology
 
 
 

Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list