3171 views|19 replies

24

Posts

0

Resources
The OP
 

Switching Circuit Voltage Calculation [Copy link]

 

As shown in the figure, how to calculate the G pole voltage of Q2 when Q1 is turned on and off?

image.png (18.22 KB, downloads: 0)

image.png
This post is from Analog electronics

Latest reply

Very good, worth learning.   Details Published on 2020-1-3 14:19

2w

Posts

0

Resources
2
 

How to calculate the G pole voltage of Q2 when Q1 is turned on and off?

When Q1 is fully turned on, it is equivalent to a very small resistor, so the gate voltage of Q2 is the voltage divided by R1 and R5, which is 2.5V.

When Q1 is cut off, it is equivalent to an extremely high resistance and is regarded as an open circuit, so there is no current in R1 and the gate voltage of Q2 is VCC, which is 5V.

This post is from Analog electronics
 
 

2w

Posts

0

Resources
3
 

Q1 and Q2 are both marked 100u, 100u, I don’t know what this marking means.

This post is from Analog electronics
 
 
 
 

2w

Posts

341

Resources
4
 

N tube controls P tube circuit

Since it is a simulation, put a voltage needle at the G pole and you will understand

The parameter identification of the two Qs is wrong

This post is from Analog electronics
 
 
 
 

2w

Posts

0

Resources
5
 

There is a problem in the simulation circuit in the first post: there is no load on the drain of Q2 to the ground. In this case, the input capacitor of the oscilloscope probe is charged to VCC and has nowhere to discharge. Therefore, even if Q2 is turned off for a short time, the voltage across the input capacitor of the oscilloscope probe will not drop, and the waveform displayed by the oscilloscope is wrong.

This post is from Analog electronics

Comments

How should the load and oscilloscope be connected to the circuit correctly? 100u is the default parameter value of the simulation software, and I don't know how to modify the parameters of the MOS tube  Details Published on 2019-12-1 21:51
 
 
 
 

2w

Posts

0

Resources
6
 

The description on the second floor does not take into account the gate input capacitance of Q2, let alone the Miller capacitance of Q2, so this description is only valid when the switching frequency is very low (capacitor charging and discharging can be ignored).

This post is from Analog electronics
 
 
 
 

24

Posts

0

Resources
7
 
maychang published on 2019-12-1 10:23 The first post has a problem with the simulation circuit: Q2 drain has no load to ground. In this case, the oscilloscope probe input capacitor is charged to VCC and has nowhere to discharge, so Q ...
How should the load and oscilloscope be connected to the circuit correctly? 100u is the default parameter value of the simulation software, and I don’t know how to modify the parameters of the mos tube
This post is from Analog electronics

Comments

"How should the load and oscilloscope be connected to the circuit correctly?" There is no load in the simulation diagram, so there is no way to talk about how to connect them correctly. The easiest way to add a load is to use a resistor of appropriate size to connect the drain of Q2 to ground.  Details Published on 2019-12-2 08:18
 
 
 
 

2w

Posts

0

Resources
8
 
lhjsol posted on 2019-12-1 21:51 How should the load and oscilloscope be connected to the circuit correctly? 100u is the default parameter value of the simulation software, and I don’t know how to modify the parameters of the MOS tube

"So how should the load and oscilloscope be connected to the circuit correctly?"

There is no load at all in the simulation diagram, so there is no way to talk about how to connect it correctly.

The easiest way to add a load is to use a resistor of appropriate size from the drain of Q2 to ground.

This post is from Analog electronics

Comments

The voltage value actually measured at the G pole of Q2 will fluctuate when it is turned on. I don't know why.  Details Published on 2019-12-3 13:51
 
 
 
 

24

Posts

0

Resources
9
 
maychang published on 2019-12-2 08:18 "How should the load and oscilloscope be connected to the circuit correctly?" There is no load in the simulation diagram, so there is no way to talk about how to connect them correctly...
When the G pole of Q2 is turned on, the actual measured voltage value will fluctuate up and down. I don't know why
This post is from Analog electronics

Comments

"The actual measured voltage value will fluctuate up and down" That is most likely due to changes in load current, which causes changes in gate voltage due to the Miller effect.  Details Published on 2019-12-3 14:16
 
 
 
 

2w

Posts

0

Resources
10
 
lhjsol posted on 2019-12-3 13:51 The actual voltage value measured when the G pole of Q2 is turned on will fluctuate up and down. I don’t know why

"The actual measured voltage value will fluctuate"

That is most likely a load current change, causing the gate voltage to change due to the Miller effect.

This post is from Analog electronics

Comments

Is there any solution? Also, I saw some people connect capacitors directly to GS or GD. Why?  Details Published on 2019-12-3 19:32
 
 
 
 

24

Posts

0

Resources
11
 
maychang posted on 2019-12-3 14:16 "The actual measured voltage value will fluctuate up and down" It is likely that the load current changes, and the gate voltage changes due to the Miller effect. ...
Is there any way to solve it? In addition, I saw some capacitors directly connected to GS or GD. Why?
This post is from Analog electronics

Comments

"Is there any solution?" If the voltage fluctuation across the load meets your requirements (not greater than a certain value), there is no need to "solve it".  Details Published on 2019-12-3 19:46
"Is there any solution?" If the voltage fluctuation across the load meets your requirements (not greater than a certain value), there is no need to "solve it".  Details Published on 2019-12-3 19:43
 
 
 
 

2w

Posts

0

Resources
12
 
lhjsol posted on 2019-12-3 19:32 Is there any way to solve it? In addition, I saw some capacitors are directly connected to GS or GD. Why?

“Is there any solution?”

If the voltage fluctuation across the load meets your requirements (not greater than a certain value), there is no need to "solve" it.

This post is from Analog electronics
 
 
 
 

2w

Posts

0

Resources
13
 
lhjsol posted on 2019-12-3 19:32 Is there any way to solve it? In addition, I saw some capacitors are directly connected to GS or GD. Why?

"Also, I saw some people connect capacitors directly to GS or GD. Why is that?"

The capacitor between the gate and source is used to reduce the fluctuation of the gate-to-source voltage. At this time, the capacitor and the previous stage output impedance form a low-pass filter circuit.

As for the capacitor between the drain and the gate, this is rare. Please post the original picture you "saw".

This post is from Analog electronics

Comments

[attachimg]448318[/attachimg]C3 is not connected by default, I don't know what it does  Details Published on 2019-12-4 12:43
 
 
 
 

24

Posts

0

Resources
14
 
maychang posted on 2019-12-3 19:46 "In addition, I saw some capacitors directly connected to GS or GD. Why?" The capacitor is connected between the gate and the source to reduce the gate-to-source...

C3 is not connected by default, I don't know what it does

This post is from Analog electronics

Comments

"C3 is not connected by default, so I don't know what it does." If C3 is connected, the voltage at the VOLED terminal will rise slowly. After 12VEN gives a signal, it will take several seconds for D1 to fully light up. You might as well build a circuit and give it a try.  Details Published on 2019-12-4 15:26
 
 
 
 

24

Posts

0

Resources
15
 

Also, can you help me figure out how to calculate the softstart time here?

This post is from Analog electronics
 
 
 
 

2w

Posts

0

Resources
16
 
lhjsol posted on 2019-12-4 12:43 C3 is not connected by default, I don't know what it does

"C3 is not connected by default, I don't know what it does"

If C3 is connected, the voltage at the VOLED terminal will rise slowly. After 12VEN gives a signal, it will take several seconds for D1 to reach full brightness.

You might as well build a circuit and give it a try.

This post is from Analog electronics

Comments

Please help answer the question on the 15th floor, thank you  Details Published on 2019-12-4 17:40
 
 
 
 

24

Posts

0

Resources
17
 
maychang posted on 2019-12-4 15:26 "C3 is not connected by default, and I don't know what it does." If C3 is connected, the voltage at the VOLED end will rise slowly. After 12VEN gives a signal, D1 ...

Please help answer the question on the 15th floor, thank you

This post is from Analog electronics

Comments

The circuit on the 15th floor lacks necessary parameters and cannot be calculated. Miller capacitance is the capacitance between the gate and the drain multiplied by the voltage gain of the tube. Now the voltage gain of Q503 cannot be calculated because we don't know how big the drain load is. The drain load will never be R522 plus the light-emitting diode, which must be from LCD_VDD.  Details Published on 2019-12-4 19:40
The circuit on the 15th floor lacks necessary parameters and cannot be calculated. Miller capacitance is the capacitance between the gate and the drain multiplied by the voltage gain of the tube. Now the voltage gain of Q503 cannot be calculated because we don't know how big the drain load is. The drain load will never be R522 plus the light-emitting diode, which must be from LCD_VDD.  Details Published on 2019-12-4 19:34
 
 
 
 

2w

Posts

0

Resources
18
 
lhjsol posted on 2019-12-4 17:40 Please help answer the question on the 15th floor, thank you

The circuit on the 15th floor lacks necessary parameters and cannot be calculated.

Miller capacitance is the capacitance between the gate and drain multiplied by the voltage gain of the tube. Now the voltage gain of Q503 cannot be calculated because we don't know how big the drain load is. The drain load will never be R522 plus the light-emitting diode, and there must be output current from LCD_VDD.

This post is from Analog electronics
 
 
 
 

2w

Posts

0

Resources
19
 
lhjsol posted on 2019-12-4 17:40 Please help answer the question on the 15th floor, thank you

However, the Miller effect can still be estimated. For current MOS tubes, the transconductance is always above 1S, so the voltage amplification factor is estimated to be above 100 times, and it is temporarily estimated to be 200 times. Then the Miller capacitance generated by the Miller effect is 200 times that of C0402, that is, 20uF. The time constant of the Miller capacitance and R524 is 20ms.

This estimate does not take into account R521, nor the capacitance between the drain and gate of the MOS itself. It is only accurate in order of magnitude.

This post is from Analog electronics
 
 
 
 

5

Posts

0

Resources
20
 

Very good, worth learning.

This post is from Analog electronics
 
 
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

Related articles more>>
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list