3939 views|3 replies
chenbingjy
Currently offline
|
The OP
Published on 2018-10-19 17:58
Only look at the author
This post is from stm32/stm8
Latest reply
LAN8720A seems to be reset at a low level, so under normal circumstances, P7 output should be set low, and after the inversion of transistor Q1, ETH_RESET is always at a high level. When reset is required, P7 is set high for a short time to form a low-level reset signal on ETH_RESET.
Details
Published on 2018-11-2 09:52
| |
Personal signature为江山踏坏了乌骓马,为社稷拉断了宝雕弓。
|
||
2
Published on 2018-11-2 09:48
Only look at the author
This post is from stm32/stm8
| ||
|
||
|
3
Published on 2018-11-2 09:52
Only look at the author
This post is from stm32/stm8
Comments
Thanks!
Details
Published on 2018-11-2 10:24
赞赏 | ||
|
||
|
chenbingjy
Currently offline
|
This post is from stm32/stm8
| |
Personal signature为江山踏坏了乌骓马,为社稷拉断了宝雕弓。
|
||
|
EEWorld Datasheet Technical Support
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode:100190