TinyOS and Contiki routine experiments for CC2538/CC2530-EEWORLD Training

Profile

Tinyos, Contiki and RIOT source code explanation videos recorded by practitioners in the wireless industry, I hope it will be a reference for you.

Chapters

Chapter 1：TinyOS eclipse+yeti2 tool usage (1 hours and 11 minutes and 3 seconds)
Chapter 2：TinyOS 2530 virtual machine uses IAR project setting skills and ZBOSS open source packet capture WireShark (14 minutes and 59 seconds)
Chapter 3：TinyOS cc2538 dubbing version routine usage (1 hours and 14 minutes and 56 seconds)
Chapter 4：Contiki3.0 routine experiment of cc2538cb (16 minutes and 47 seconds)
Chapter 5：TinyOS nesC basic programming Timer (microsecond timer) and Contiki timer experiment (49 minutes and 34 seconds)
Chapter 6：TinyOS cc2538 network experiment Blip experiment roll routing experiment (39 minutes and 26 seconds)

Recommended Posts

Hall switch classification: What is a Hall switch? The Hall effect[1] was discovered by physicist Hall in 1879. It defines the relationship between magnetic field and induced voltage. This effect is completely different from tra; hall控 Mobile and portable

Who is pouring water today?: It's just past 4pm and the number of views on the water version has exceeded 100. Awesome! I just took a screenshot and it's still hot. Who is flooding the water version with views today? It seems tha; 小娜 Talking

International experts please come in - what's wrong with my IO?: After setting my IO port high, I measured it with an oscilloscope and it was only 1.4V~1.5V. I don't know what's going on?My IO is connected to a 10K resistor, and then through a 10K resistor voltage; maihy1985 Microcontroller MCU

Qt Learning Road 43 QStringListModel: [p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]In the previous chapter,; 兰博 Embedded System

It is said that students participate, but it mainly depends on the instructor: [i=s] This post was last edited by paulhyde on 2014-9-15 03:08 [/i] I feel that if you have a great instructor, you are halfway to success. It would be miserable for me to rely entirely on myself.; airqj Electronics Design Contest

Discussion: How to implement a small delay, such as 0.5ns, in FPGA?: 1. If we use combinational logic, what synthesis and routing strategies can ensure the accuracy of the delay? 2. In addition, I just saw the description document, which said that the minimum phase shi; eeleader FPGA/CPLD