74HC4059DB-T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74HC4059DB-T

74HC4059DB-T: DescriptionCounter ICs PROGRMBL DIVIDE-BY-N COUNTER; Categorylogic logic; File Size128KB，21 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74HC4059DB-T Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74HC4059DB-T	-	-	View	Buy Now

74HC4059DB-T Overview

Counter ICs PROGRMBL DIVIDE-BY-N COUNTER

74HC4059DB-T Parametric

Parameter Name	Attribute value
Source Url Status Check Date	2013-06-14 00:00:00
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SSOP
package instruction	PLASTIC, SSOP-24
Contacts	24
Reach Compliance Code	unknown
Other features	PROGRAMMABLE TO DIVIDE INPUT BY 3-15999; 10 MODES OF OPERATION; SCHMITT TRIGGER ON CLOCK INPUT
Counting direction	DOWN
series	HC/UH
JESD-30 code	R-PDSO-G24
JESD-609 code	e4
length	8.2 mm
Load/preset input	YES
Logic integrated circuit type	DIVIDE BY N COUNTER
Operating mode	ASYNCHRONOUS
Humidity sensitivity level	1
Number of functions	1
Number of terminals	24
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
propagation delay (tpd)	300 ns
Certification status	Not Qualified
Maximum seat height	2 mm
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Trigger type	POSITIVE EDGE
width	5.3 mm
minfmax	40 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

•

The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications

•

The IC06 74HC/HCT/HCU/HCMOS Logic Package Information

•

The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT4059

Programmable divide-by-n counter

Product speciﬁcation

Supersedes data of September 1993

File under Integrated Circuits, IC06

1998 Jul 08

74HC4059DB-T Related Products

	74HC4059DB-T	74HC4059D-T	74HCT4059D	74HC4059DB	74HC4059D	74HCT4059D-T	74HC4059N
Description	Counter ICs PROGRMBL DIVIDE-BY-N COUNTER	Counter ICs PROGRMBL DIVIDE-BY-N COUNTER	Counter Shift Registers PROGRMBL DIVIDE-BY-N COUNTER	Counter ICs PROGRMBL DIVIDE-BY-N COUNTER	Counter ICs PROGRMBL DIVIDE-BY-N COUNTER	Counter ICs PROGRMBL DIVIDE-BY-N COUNTER	Counter Shift Registers PROGRMBL DIVIDE-BY-N COUNTER
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	NXP	NXP	NXP	NXP	NXP	NXP	NXP
Parts packaging code	SSOP	SOIC	SOIC	SSOP	SOIC	SOIC	DIP
package instruction	PLASTIC, SSOP-24	SOP,	SOP, SOP24,.4	PLASTIC, SSOP-24	SOP, SOP24,.4	7.50 MM, PLASTIC, MS-013AD, SOT137-1, SO-24	DIP, DIP24,.6
Contacts	24	24	24	24	24	24	24
Reach Compliance Code	unknown	compliant	compliant	unknown	unknown	unknown	compliant
Other features	PROGRAMMABLE TO DIVIDE INPUT BY 3-15999; 10 MODES OF OPERATION; SCHMITT TRIGGER ON CLOCK INPUT	PROGRAMMABLE TO DIVIDE INPUT BY 3-15999; 10 MODES OF OPERATION; SCHMITT TRIGGER ON CLOCK INPUT	PROGRAMMABLE TO DIVIDE INPUT BY 3-15999; 10 MODES OF OPERATION; SCHMITT TRIGGER ON CLOCK INPUT	PROGRAMMABLE TO DIVIDE INPUT BY 3-15999; 10 MODES OF OPERATION; SCHMITT TRIGGER ON CLOCK INPUT	PROGRAMMABLE TO DIVIDE INPUT BY 3-15999; 10 MODES OF OPERATION; SCHMITT TRIGGER ON CLOCK INPUT	PROGRAMMABLE TO DIVIDE INPUT BY 3-15999; 10 MODES OF OPERATION; SCHMITT TRIGGER ON CLOCK INPUT	PROGRAMMABLE TO DIVIDE INPUT BY 3-15999; 10 MODES OF OPERATION; SCHMITT TRIGGER ON CLOCK INPUT
Counting direction	DOWN	DOWN	DOWN	DOWN	DOWN	DOWN	DOWN
series	HC/UH	HC/UH	HCT	HC/UH	HC/UH	HCT	HC/UH
JESD-30 code	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDIP-T24
JESD-609 code	e4	e4	e4	e4	e4	e4	e2
length	8.2 mm	15.4 mm	15.4 mm	8.2 mm	15.4 mm	15.4 mm	31.7 mm
Load/preset input	YES	YES	YES	YES	YES	YES	YES
Logic integrated circuit type	DIVIDE BY N COUNTER	DIVIDE BY N COUNTER	DIVIDE BY N COUNTER	DIVIDE BY N COUNTER	DIVIDE BY N COUNTER	DIVIDE BY N COUNTER	DIVIDE BY N COUNTER
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Number of functions	1	1	1	1	1	1	1
Number of terminals	24	24	24	24	24	24	24
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	SOP	SOP	SSOP	SOP	SOP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	IN-LINE
Peak Reflow Temperature (Celsius)	260	260	260	260	260	260	NOT SPECIFIED
propagation delay (tpd)	300 ns	300 ns	69 ns	300 ns	300 ns	69 ns	300 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2 mm	2.65 mm	2.65 mm	2 mm	2.65 mm	2.65 mm	5.1 mm
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	Tin/Silver (Sn/Ag)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	0.65 mm	1.27 mm	1.27 mm	0.65 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	30	30	30	30	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	5.3 mm	7.5 mm	7.5 mm	5.3 mm	7.5 mm	7.5 mm	15.24 mm
minfmax	40 MHz	40 MHz	40 MHz	40 MHz	40 MHz	40 MHz	40 MHz
Base Number Matches	1	1	1	1	1	1	1
Humidity sensitivity level	1	1	1	1	1	1	-
Load capacitance (CL)	-	50 pF	50 pF	-	50 pF	50 pF	50 pF
Maximum supply voltage (Vsup)	-	6 V	5.5 V	-	6 V	5.5 V	6 V
Minimum supply voltage (Vsup)	-	2 V	4.5 V	-	2 V	4.5 V	2 V
Is it lead-free?	-	-	Lead free	Lead free	Lead free	-	Lead free

Recommended Resources

Do you know some methods to eliminate ground loop interference?

Commonly used non-sinusoidal oscillator circuits, waveforms and frequency calculation formulas - pulse wave oscillator - single-junction transistor intermittent oscillator

Amblyopia treatment device circuit

Speech synthesis integrated circuit HM2081 and 8031 interface

Frequency shift keying signal (FSK) generator circuit

Computer motherboard circuit diagram 815 5_31

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components