AS7C33128PFS16B-166TQC datasheet, PDF

AS7C33128PFS16B-166TQC: DescriptionStandard SRAM, 128KX16, 8ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100; Categorystorage storage; File Size444KB，14 Pages; ManufacturerIntegrated Silicon Solution ( ISSI )

Download Datasheet Parametric View All

AS7C33128PFS16B-166TQC Overview

Standard SRAM, 128KX16, 8ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Integrated Silicon Solution ( ISSI )
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	8 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 code	R-PQFP-G100
JESD-609 code	e0
length	20 mm
memory density	2097152 bit
Memory IC Type	STANDARD SRAM
memory width	16
Number of functions	1
Number of terminals	100
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX16
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm
Base Number Matches	1

Shanghai Hangxin ACM32F070 development board + serial port: Continuing from the last review, the link is as follows: https://bbs.eeworld.com.cn/thread-1221177-1-1.html These are skipped for new construction projects. Prepare the serial port assistant:The inter...; meiyao Domestic Chip Exchange

Welcome to Analog Circuit Moderator: Welcome to Analog Circuit Moderator...; yanmei Analog electronics

Motion Estimation Algorithm Design and FPGA Implementation.pdf: Motion Estimation Algorithm Design and FPGA Implementation.pdf...; zxopenljx EE_FPGA Learning Park

Purgatory Legend-Generate War.pdf: Purgatory Legend-Generate War...; 雷北城 FPGA/CPLD

What Ceddie said - the nerve center of RFID technology - middleware: RFID is one of the top ten strategic technologies that enterprises are recommended to consider introducing in 2005, and middleware can be called the core of RFID operation because it can accelerate th...; JasonYoo RF/Wirelessly

In FPGA design, timing is everything: When your FPGA design fails to meet timing, the reason may not be obvious. The solution depends not only on using FPGA implementation tools to optimize the design to meet timing requirements, but also...; fish001 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components