71V2558S133BQ8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> 71V2558S133BQ8

71V2558S133BQ8: DescriptionCABGA-165, Reel; Categorystorage storage; File Size3MB，28 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

71V2558S133BQ8 Overview

CABGA-165, Reel

71V2558S133BQ8 Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	CABGA
Contacts	165
Manufacturer packaging code	BQ165
Reach Compliance Code	unknown
Base Number Matches	1

Preview

Download Datasheet

View All

128K x 36, 256K x 18

IDT71V2556S/XS

3.3V Synchronous ZBT™ SRAMs

IDT71V2558S/XS

2.5V I/O, Burst Counter

IDT71V2556SA/XSA

Pipelined Outputs

IDT71V2558SA/XSA

◆

Features

Description

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 200 MHz

(3.2 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 2.5V I/O Supply (V

DDQ)

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

complaint)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

The IDT71V2556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMS. They are designed to eliminate dead bus cycles

when turning the bus around between reads and writes, or writes and

reads. Thus, they have been given the name ZBT

, or Zero Bus

Turnaround.

Address and control signals are applied to the SRAM during one clock

cycle, and two cycles later the associated data cycle occurs, be it read

or write.

The IDT71V2556/58 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V2556/58 to

be suspended as long as necessary. All synchronous inputs are ignored

when (CEN) is high and the internal device registers will hold their previous

values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be initiated.

However, any pending data transfers (reads or writes) will be completed.

The data bus will tri-state two cycles after chip is deselected or a write is

initiated.

The IDT71V2556/58 has an on-chip burst counter. In the burst mode,

the IDT71V2556/58 can provide four cycles of data for a single address

presented to the SRAM. The order of the burst sequence is defined by the

LBO

input pin. The

LBO

pin selects between linear and interleaved burst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V2556/58 SRAMs utilize IDT's latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

OCTOBER 2008

DSC-4875/09

4875 tbl 01

Recommended Resources

Typical applications of STK4101

Sound and light dual control delay energy-saving lamp (2)

Four-way infrared remote control circuit a

HY-3 music integrated circuit

27MHz, 1W transmitter

Priority pager circuit

Matlab Image Processing Application Collection: MATLAB is a simple, efficient and powerful high-level language. MATLAB is widely used in many application fields, including signal and image processing, communications, control system design, testing ...; arui1999 Download Centre

Switching power supply related issues: I would like to ask the experts to help me look at the circuit I designed. I don't know much about circuits and I am not suitable for this field. But I have no choice but to enter the electronics indu...; 而不了了 Switching Power Supply Study Group

FPGA Classic 100 Questions: 20 Questions on Simulation.pdf: FPGA Classic 100 Questions: 20 Questions on Simulation.pdf...; zxopenljx EE_FPGA Learning Park

【Distributed temperature and humidity acquisition system】+MFC software: I wrote a single-document program using VC++. I only know one programming language, C or simple C++, so I can only use this one. I used dialog boxes to write and debug small software before. This time...; lansebuluo DigiKey Technology Zone

Use of EEPROM inside STC microcontroller - Recording power-on times: In most cases, 24C02 is used to store power-off data. In some situations where cost needs to be considered, the internal EEPROM can also be considered. This program introduces the use of the EEPROM in...; 灞波儿奔 Microcontroller MCU

Regarding the number of bits of the microcontroller, the number of bits of the ADC, and the number of bits of the PWM, ADC and PWM are both indicators that reflect the resolution...: Regarding the number of bits of the microcontroller, the number of bits of the ADC, and the number of bits of the PWM, ADC and PWM are indicators that reflect resolution. So what does the number of bi...; QWE4562009 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components