EEWORLDEEWORLDEEWORLD

Part Number

Search

ISM92-1351BO-20.000

Description
HCMOS/TTL Output Clock Oscillator, 20MHz Nom, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size97KB,2 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Environmental Compliance  
Download Datasheet Parametric View All

ISM92-1351BO-20.000 Overview

HCMOS/TTL Output Clock Oscillator, 20MHz Nom, SMD, 4 PIN

ISM92-1351BO-20.000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1313025383
Reach Compliance Codecompliant
Other featuresTR, 7/10 INCH
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency20 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeHCMOS/TTL
Output load10 TTL, 15 pF
physical size5.0mm x 3.2mm x 1.6mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
3.2 mm x 5 mm Ceramic Package SMD Oscillator, TTL / HC-MOS
ISM92 Series
Product Features:
Low Jitter, Non-PLL Based Output
CMOS/TTL Compatible Logic Levels
Compatible with Leadfree Processing
Applications:
Fibre Channel
Server & Storage
Sonet /SDH
802.11 / Wifi
T1/E1, T3/E3
System Clock
3.2
5.0
4
3
Frequency
Output Level
HC-MOS
TTL
Duty Cycle
Rise / Fall Time
Output Load
Frequency Stability
Start-up Time
Enable / Disable
Time
Supply Voltage
Current
Operating
Storage
Jitter:
RMS(1sigma)
1 MHz-75 MHz
76 MHz-80 MHz
Max Integrated
1 MHz-75 MHz
76 MHz-80 MHz
Max Total Jitter
1 MHz-75 MHz
76 MHz-80 MHz
1.5 MHz to 125.000 MHz
‘0’ = 0.1 Vcc Max., ‘1’ = 0.9 Vcc Min.
‘0’ = 0.4 VDC Max., ‘1’ = 2.4 VDC Min.
Specify 50% ±10% or ±5% See Table in Part Number Guide
5 nS Max. @ Vcc = +3.3 VDC, 10 nS Max. @ Vcc = +5 VDC ***
Fo < 50 MHz = 10 TTL, Fo > 50 MHz = 5 LSTTL See Table in Part
Number Guide
See Frequency Stability Table (Includes room temperature tolerance and
stability over operating temperature)
10 mS Max.
100 nS Max. N.C. or
70% Vdd = Enable.
30% Vdd = Disable.
See Input Voltage Table, tolerance ±5 %
40 mA Max. ***
See Operating Temperature Table in Part Number Guide
-55
C to +125
C
1
2
1.6 mm .
2.5
1.2
1.2
Recommended Pad Layout
2.9
1.35
2.5
1.6
Pin
1
2
3
4
Connection
Enable
GND
Output
Vcc
5 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)
3 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)
1.5 pS RMS (1 sigma -12KHz to 20MHz)
1 pS RMS (1 sigma -12KHz to 20MHz)
50 pS p-p (100K adjacent periods)
30 pS p-p (100K adjacent periods)
Dimension Units: mm
Part Number Guide
Package
Input
Voltage
5 = 5.0 V
3 = 3.3 V
ISM92 -
7 = 3.0 V
2 = 2.7 V
6 = 2.5 V
1 = 1.8 V*
Sample Part Number:
Operating
Temperature
1 = 0 C to +70 C
6 = -10 C to +70 C
3 = -20 C to +70 C
4 = -30 C to +75 C
2 = -40 C to +85 C
ISM92 - 3251BH - 20.000
Output
1 = 10TTL / 15 pF HC-MOS
6 = 30 pF
5 = 50 pF HC-MOS (<40 MHz)
Symmetry
(Duty Cycle)
5 = 45 / 55 Max.
6 = 40 / 60 Max.
Stability
(in ppm)
**E =
10
**D =
15
**F =
20
**A =
25
B =
50
C =
100
Enable /
Disable
H = Enable
O = N/C
Frequency
- 20.000 MHz
NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and GND (pin 2) to minimize power supply noise.
* Not available at all frequencies. ** Not available for all temperature ranges. *** Frequency, supply, and load related parameters.
ILSI
America
Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com
03/11_B
Specifications subject to change without notice
Page 1
2. Use and simulation of common XILINX IP CORE
...
至芯科技FPGA大牛 FPGA/CPLD
What does a digital design engineer mainly do? How do you get started? What does a digital verification engineer mainly do? How do you do it?
What does a digital design engineer mainly do? How do you get started? What does a digital verification engineer mainly do? How do you do it? It is said that digital design engineers are more hardware...
851779592 Domestic Chip Exchange
3. Lighting Case and Extension
This is my third review. Many experts in the forum have written great review posts. I can only proceed step by step at my own pace. Review post 1 "Unboxing Review": https://en.eeworld.com/bbs/thread-1...
sonicfirr GD32 MCU
CH549EVT development board test - unpacking and development platform establishment
First of all, I would like to thank Qinheng Electronics and EEWORLD for providing this review opportunity!1. UnboxingThe picture below is the CH549EVT-L development board evaluated in this review, whi...
hujj MCU
EEWORLD University ---- Intel SoC FPGA Development and Application Training Course by Xiaomei
Intel SoC FPGA Development and Application Training Course by Xiaomei : https://training.eeworld.com.cn/course/5037What is SoC FPGA, what are its advantages, and how to use SoC FPGA for development? I...
抛砖引玉 Talking
[GD32E231 DIY Contest] 04. The difficult assembly process of the robotic arm
[i=s]This post was last edited by a student of the School of Media Studies on 2019-5-19 18:29[/i] [align=center][md]#[GD32E231 DIY Contest] 04. The difficult assembly process of the robotic arm#[/md][...
传媒学子 GD32 MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号