CXK591000M-55LL datasheet, PDF

CXK591000M-55LL: Description131,072-word X 9-bit High Speed CMOS Static RAM; Categorystorage storage; File Size166KB，13 Pages; ManufacturerSONY; Websitehttp://www.sony.co.jp

Download Datasheet Parametric View All

CXK591000M-55LL Overview

131,072-word X 9-bit High Speed CMOS Static RAM

Parameter Name	Attribute value
Parts packaging code	SOIC
package instruction	SOP, SOP32,.56
Contacts	32
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Maximum access time	55 ns
I/O type	COMMON
JESD-30 code	R-PDSO-G32
length	20.5 mm
memory density	1179648 bi
Memory IC Type	STANDARD SRAM
memory width	9
Number of functions	1
Number of terminals	32
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX9
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP32,.56
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum seat height	3.05 mm
Maximum standby current	0.000024 A
Minimum standby current	2 V
Maximum slew rate	0.1 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	11.2 mm
Base Number Matches	1

Two excellent debugging host computers with host computer communication protocol program support arbitrary call transplantation: [align=center][b]Two excellent debugging host computers with host computer communication protocol program[/b][/align][align=center][b]Support arbitrary calling[/b][/align][align=left] [/align][align=l...; bqgup Innovation Lab

EFINIX FPGA Video Image Learning Solution - Open Source: Six kingdoms are over, four seas are one, Shushan is still, and Afang is emerging. In the ten years from 2008 to 2018, Xilnix has won three cities in the FPGA industry and become the industry leader. ...; wisdomzhang EE_FPGA Learning Park

Combination of TM1640 and PIC12F629 microcontroller: [size=3][color=#000000][backcolor=white]TM1640 is a dedicated integrated circuit for driving digital tubes. It can directly drive 16-bit common cathode digital tubes. Please download the attached manu...; 灞波儿奔 Microcontroller MCU

Tiny CircuitPython Prototyping Board: Serpente - Tiny CircuitPython Prototyping Boardhttps://www.tindie.com/products/arturo1 ... ing-board/...; dcexpert MicroPython Open Source section

Altium Designer 19 is here! Download the installation package, cracking pictures and full installation video tutorial, hurry up!: [i=s]This post was last edited by qwqwqw2088 on 2018-10-6 11:32[/i] [size=4]Altium designer 19 has been released. The software is only for everyone's learning. [b]Statement: Do not use it for commerci...; qwqwqw2088 PCB Design

Why is the clock triggered by the rising edge in the VHDL source program, but the waveform is triggered by the falling edge in the modelsim simulation? ...: [align=left][b][font="][size=14pt]1[font=宋体]、[/font][font=Times New Roman]Cnt_6[/font][font=宋体]的[/font][font=Times New Roman]VHDL[/font][font=宋体]源代码如下：[/font][/size][/font][/b][/align][align=left]libr...; dy_dsm FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components