PBMN23B11AA24412201000 datasheet, PDF

PBMN23B11AA24412201000: DescriptionPeizoresistive Sensor, Absolute, 0Psi Min, 5.802Psi Max, 0.50%, 0-10V, Cylindrical; CategoryThe sensor; File Size402KB，4 Pages; ManufacturerBaumer Electric Ag

Download Datasheet Parametric View All

PBMN23B11AA24412201000 Overview

Peizoresistive Sensor, Absolute, 0Psi Min, 5.802Psi Max, 0.50%, 0-10V, Cylindrical

Parameter Name	Attribute value
Objectid	1257504492
Reach Compliance Code	unknown
YTEOL	7.19
Maximum accuracy(%)	0.5%
Other features	IP 65
Body length or diameter	22 mm
shell	STAINLESS STEEL
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output range	0-10V
Output type	VOLTAGE OUTPUT
Package Shape/Form	CYLINDRICAL
port type	G1/4 FEMALE
Maximum pressure range	5.802 Psi
Minimum pressure range
Pressure sensing mode	ABSOLUTE
Response time	5000 µs
Sensor/temperature sensor type	PRESSURE SENSOR,PIEZORESISTIVE
Maximum supply voltage	30 V
Minimum supply voltage	13 V
Termination type	PIN

Common power symbols and their meanings: Power symbols, are you still confused? Commonly used power symbols are attached! In circuit design, there are always various power symbols, which often confuse people. Today, the editor has sorted out...; 成都亿佰特 Switching Power Supply Study Group

EEWORLD University - Teach you how to learn LittleVGL: Teach you how to learn LittleVGL step by step : https://training.eeworld.com.cn/course/5682LittlevGL is a free and open source graphics library that provides everything you need to create embedded GUI...; 桂花蒸 MCU

Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug.pdf: Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...; 雷北城 FPGA/CPLD

5. Common Emitter Amplifier Circuit: 1. The structure of the triode, the relationship between the currents of each pole of the triode, the characteristic curve, and the amplification conditions. 2. The role of components, the purpose of ...; wang27349715 Analog electronics

CPLD technology and its application.pdf: CPLD technology and its application.pdf...; zxopenljx EE_FPGA Learning Park

FPGA Design and Implementation of HDLC Control Protocol.pdf: FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...; zxopenljx EE_FPGA Learning Park

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components