EEWORLDEEWORLDEEWORLD

Part Number

Search

IM840C-11E8H-220.0000MHZ

Description
LVDS Output Clock Oscillator, 220MHz Nom,
CategoryPassive components    oscillator   
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Environmental Compliance
Download Datasheet Parametric View All

IM840C-11E8H-220.0000MHZ Overview

LVDS Output Clock Oscillator, 220MHz Nom,

IM840C-11E8H-220.0000MHZ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145146734603
package instructionSOLCC6,.1,45
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; COMPLIMENTARY OUTPUT
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
frequency stability10%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency220 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVDS
Output load100 OHM
Encapsulate equivalent codeSOLCC6,.1,45
physical size3.2mm x 2.5mm x 0.8mm
longest rise time0.7 ns
Maximum supply voltage1.98 V
Minimum supply voltage1.62 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Mems Oscillator, High Performance Differential Oscillator, LVPECL and LVDS 1.000 MHz to 220.000MHz
Features:
MEMS Technology
Direct pin to pin drop-in replacement for industry-standard packages
0.6 pSec RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
LVPECL and LVDS output signaling types
Industry-standard package 3.2 x 2.5, and 5.0 x 3.2 mm x mm
Pb-free, RoHS and REACH compliant
1.000 MHz to 220.000 MHz
See Part Number Guide
±2.0 ppm max
±5.0 ppm max
See Part Number Guide
See Part Number Guide
70% of Vdd min
30% of Vdd max
100 kΩ typ., 250 kΩ max
2.0 MΩ min
IM840 Series
Typical Applications:
Fibre Channel
Server and Storage
GPON, EPON
100M / 1G /10G Ethernet
Electronic Specifications:
Frequency Range
Frequency Stability
First Year Aging
10 Years Aging
Operating Temperature
Supply Voltage (Vdd) ±10%
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Inclusive of all changes in Operating Temp. Range, Load, and Voltage.
+25°C ±2.0°C
+25°C ±2.0°C
Start-up Time
6.0 mSec typ., 10.0 mSec max
Resume Time
6.0 mSec typ., 10.0 mSec max
Symmetry
45%/55%
LVPECL, DC and AC Characteristics
Current Consumption
61 mA typ., 69 mA max
OE Disable Supply Currrent
35 mA max
Output Disable Leakage Current
1 µA max
Standby Current
100 µA max
Maximum Output Current
30 mA max
Logic “1”
Vdd -1.1 min / Vdd – 0.7 max
Logic “0”
Vdd -1.9 min / Vdd – 1.5 max
Output Differential Voltage
1.2 V min. 1.6V typ., 2.0 V max
Swing
Rise/Fall Time
300 pSec typ, 700 pSec max
OE Enable/Disable Time
115 nSec max
RMS Period Jitter
1.2 pSec typ., 1.7 pSec max
1.2 pSec typ., 1.7 pSec max
1.2 pSec typ., 1.7 pSec max
RMS Phase Jitter (random)
0.60 pSec typ, 0.85 pSec max.
LVDS, DC and AC Characteristics
Current Consumption
47 mA typ., 55 mA max
OE Disable Supply Current
35 mA max
Differential Output Voltage
250mV min, 350mA typ. 450mV
max
Output Disable Leakage Current
1 µA max
Standby Current
100 µA max
VOD Magnitude Change
50 mV max
Offset Voltage
1.125 mV min, 1.200 mV typ.,
1.375 mV max
VOS Magnitude Change
50 mV max
Rise/Fall Time
495 pSec typ. 700 pSec max
OE Enable Time/Disable Time
115 nSec max
RMS Period Jitter
1.2 pSec typ, 1.7 pSec max
1.2 pSec typ, 1.7 pSec max
1.2 pSec typ, 1.7 pSec max
RMS Phase Jitter (random)
0.60pSec typ., 0.85 pSec max
Pin 1, OE or
ST
Pin 1, OE or
ST
Pin 1, OE logic high or logic low, or
ST
logic high
Pin 1,
ST
logic low
Measured from the time Vdd reaches its rated minimum values
Measured from the time
ST
pin crosses 50% threshold.
Excluding Load Termination Current, Vdd = +3.3 V or +2.5 V
OE = Low
OE = Low
ST
= Low, for all Vdds
Max average current drawn from OUT+ or OUT-
See figure 1(a)
See figure 1(a)
See figure 1(b)
20% to 80%, see figure 1(a)
F = 212.50 MHz – For other frequencies, T_oe = 100nSec + 3 period
F = 100.00 MHz, Vdd = +3.3 V or +2.5 V
F = 156.25 MHz, Vdd = +3.3 V or +2.5 V
F = 212.25 MHz, Vdd = +3.3 V or +2.5 V
F = 156.25 MHz, Integration Bandwidth = 12 kHz to 20 MHz all Vdds
Excluding Load Termination Current, Vdd = +3.3 V or +2.5 V
OE = Low
See Figure 2
OE = Low
ST
= Low, for all Vdds
See Figure 2
See Figure 2
See Figure 2
20% to 80%, See Figure 2
F = 212.25 MHz, For other Frequencies, T_oe=100nSec + 3 period
F = 100.00 MHz, Vdd = +3.3 V or +2.5 V
F = 156.25 MHz, Vdd = +3.3 V or +2.5 V
F = 212.25 MHz, Vdd = +3.3 V or +2.5 V
F = 156.25 MHz, Integration Bandwidth = 12 kHz to 20 MHz all Vdds
Notes:
All min and max limits are specified over temperature and rated operating voltage with 15pF output unless otherwise stated.
Typical values are at +25ºC and nominal supply voltage.
ILSI America Phone 775-851-8880
Fax 775-851-8882
●email:
e-mail@ilsiamerica.com
www.ilsiamerica.com
Specifications subject to change without notice
Rev 02/15/16_A
Page 1 of 7
How to calculate the frequency of this oscillator circuit
As shown in the figure, how to calculate the frequency of this circuit? The actual test outputs a 3K sine wave...
S3S4S5S6 Analog electronics
[Job seeking] Xia Xian; Bachelor degree, 35 years old, graduated in Mechanical and Electrical Engineering; Looking for a job as a Mechanical Engineer
Xia Xian; Bachelor degree, 35 years old, graduated in mechanical and electrical engineering, more than 8 years of experience in CNC machine tool development and design, proficient in solidworks drawin...
电子人员 Recruitment
Regarding proteus simulation, it should be considered a circuit problem
[i=s]This post was last edited by Demonstration Law on 2021-3-5 11:04[/i]I simulated the common anode connection of port p1 in proteus, and then connected p1.0 to the red light of the traffic light as...
示范法 51mcu
cadence ic design teaching
Are there any teaching materials on cadence ic design in universities or companies?...
bmahu001 Analog electronics
TMS320C6748 DSP Development Kit
The TMS320C6748 fixed-point and floating-point DSP is a low-power application processor based on the C674x DSP core. This DSP consumes significantly less power than other TMS320C6000 platform DSPs. Th...
Jacktang DSP and ARM Processors
CRC16 algorithm code for UDMA
[i=s]This post was last edited by Aguilera on 2019-1-8 17:26[/i] [align=left][font=sans-serif][size=4]When making a PATA interface hard disk controller, CRC check is required when using UDMA transmiss...
Aguilera DSP and ARM Processors

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号