4DB-R104-16 datasheet, PDF - EEWORLD Datasheet

4DB-R104-16: Description20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK; CategoryThe connector terminals; File Size79KB，2 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

4DB-R104-16 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	POLYAMIDE, 94V-0
Fastening method	SCREW
Manufacturer's serial number	4DB
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	16
Rated current	20 A
Rated voltage	150 V
safety certificate	UL; CSA
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	14 AWG
Base Number Matches	1

The relationship between FLASH, RAM and ROM: [size=4] FLASH is mainly used as program storage, which is to replace the previous ROM. The biggest advantage is that it reduces the cost of the chip and can be electrically erased. At present, the li...; fish001 Analogue and Mixed Signal

There is nothing that cannot be embedded, only imagination can be used. Popular Science of Embedded Systems: Nowadays, the development of IoT, AI, and 5G cannot be separated from embedded systems. It is like a Lego puzzle. As long as you know how to "play", unexpected performance will occur. So what exactly ...; okhxyyo Embedded System

Partial Discharge in Switching Power Supplies: [i=s]This post was last edited by wangerxian on 2021-11-17 14:50[/i]1. Partial discharge phenomenon The partial discharge (PD) phenomenon usually refers to the discharge that occurs locally in the ins...; wangerxian Power technology

The experiment got me all greasy:lol: Got all oily:lol...; btty038 Talking about work

EEWORLD University Hall----Live Replay: Supporting 'Dual Carbon' - ADI Smart Factory Solution: Live replay: Supporting 'dual carbon' - ADI smart factory solution : https://training.eeworld.com.cn/course/6169...; hi5 Integrated technical exchanges

Multi-clock design strategy for FPGA in large-scale design.pdf: Multi-clock design strategy for FPGA in large-scale design.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W